View AD9992BBCZ_1108142.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

12-Bit CCD Signal Processor with Precision TimingTM Generator AD9992
FEATURES
1.8 V AFETG core Internal LDO regulator and charge pump circuitry Compatibility with 3 V or 1.8 V systems 24 programmable vertical clock outputs Correlated double sampler (CDS) with -3 dB, 0 dB, +3 dB, and +6 dB gain 6 dB to 42 dB, 10-bit variable gain amplifier (VGA) 12-bit, 40 MHz ADC Black level clamp with variable level control Complete on-chip timing generator Precision Timing core with 400 ps resolution On-chip 3 V horizontal and RG drivers General-purpose outputs (GPOs) for shutter and system support On-chip driver for external crystal On-chip sync generator with external sync input 105-lead CSP_BGA package, 8 mm x 8 mm, 0.65 mm pitch
GENERAL DESCRIPTION
The AD9992 is a highly integrated CCD signal processor for digital still camera applications. It includes a complete analog front end with A/D conversion combined with a full-function programmable timing generator. The timing generator is capable of supporting up to 24 vertical clock signals to control advanced CCDs. A Precision Timing core allows adjustment of high speed clocks with approximately 400 ps resolution at 40 MHz operation. The AD9992 also contains eight generalpurpose input/outputs, which can be used for shutter and system functions. The AD9992 is specified at pixel rates of up to 40 MHz. The analog front end includes black level clamping, CDS, VGA, and a 12-bit analog-to-digital converter (ADC). The timing generator provides all the necessary CCD clocks: RG, H-clocks, V-clocks, sensor gate pulses, substrate clock, and substrate bias control. Operation is programmed using a 3-wire serial interface. The AD9992 is specified over an operating temperature range of -25C to +85C.
APPLICATIONS
Digital still cameras
FUNCTIONAL BLOCK DIAGRAM
REFT REFB
AD9992
6dB TO 42dB CCDIN CDS -3dB, 0dB, +3dB, +6dB 3V INPUT 1.8V OUTPUT 1.8V INPUT 3V OUTPUT RG HL 8 H1 TO H8 24 XV1 TO XV24 XSUBCK VERTICAL TIMING CONTROL 8
05891-001
VREF 12-BIT ADC
12 DOUT
VGA
CLAMP
LDO REG CHARGE PUMP
INTERNAL CLOCKS
HORIZONTAL DRIVERS
PRECISION TIMING GENERATOR
SL INTERNAL REGISTERS SCK SDATA
SYNC GENERATOR
GPO1 TO GPO8
HD
VD SYNC CLI
CLO
Figure 1.
Rev. 0
Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 www.analog.com Fax: 781.461.3113 (c)2006 Analog Devices, Inc. All rights reserved.
AD9992 TABLE OF CONTENTS
Features .............................................................................................. 1 Applications....................................................................................... 1 General Description ......................................................................... 1 Functional Block Diagram .............................................................. 1 Specifications..................................................................................... 3 Digital Specifications ................................................................... 4 Analog Specifications................................................................... 5 Timing Specifications .................................................................. 6 Absolute Maximum Ratings............................................................ 7 Package Thermal Characteristics ............................................... 7 ESD Caution.................................................................................. 7 Pin Configuration and Function Descriptions............................. 8 Terminology .................................................................................... 10 Typical Performance Characteristics ........................................... 11 Equivalent Circuits ......................................................................... 12 System Overview ............................................................................ 13 High Speed Precision Timing Core........................................... 14 Horizontal Clamping and Blanking......................................... 18 Horizontal Timing Sequence Example.................................... 24 Vertical Timing Generation ...................................................... 26 Vertical Sequences (VSEQ) ....................................................... 29 Vertical Timing Example........................................................... 45 Shutter Timing Control ............................................................. 47 Substrate Clock Operation (SUBCK) ...................................... 47 Field Counters............................................................................. 50 General-Purpose Outputs (GPOS) .......................................... 51 GP Look-Up Tables (LUT)........................................................ 55 Complete Exposure/Readout Operation Using Primary Counter and GPO Signals .............................. 56 Manual Shutter Operation Using Enhanced SYNC Modes .... 58 Analog Front-End Description and Operation...................... 62 Power-Up Sequence for Master Mode..................................... 64 Standby Mode Operation .......................................................... 68 CLI Frequency Change.............................................................. 68 Circuit Layout Information........................................................... 70 Serial Interface Timing .............................................................. 73 Layout of Internal Registers ...................................................... 74 Updating New Register Values ................................................. 75 Complete Register Listing ............................................................. 76 Outline Dimensions ....................................................................... 90 Ordering Guide .......................................................................... 90
REVISION HISTORY
1/06--Revision 0: Initial Version
Rev. 0 | Page 2 of 92
AD9992 SPECIFICATIONS
Table 1.
Parameter TEMPERATURE RANGE Operating Storage POWER SUPPLY VOLTAGE INPUTS AVDD (AFE Analog Supply) TCVDD (Timing Core Supply) CLIVDD (CLI Input Supply) RGVDD (RG, HL Driver) HVDD (H1 to H8 Drivers) DVDD (Digital Logic) DRVDD (Parallel Data Output Drivers) IOVDD (Digital I/O) XVVDD (Vertical Output Drivers) CP1P8 (CP Supply Input) LDOIN (LDO Supply Input) POWER SUPPLY CURRENTS--40 MHz OPERATION AVDD (1.8 V) TCVDD (1.8 V) CLIVDD (3 V) RGVDD (3.3 V, 20 pF RG Load, 20 pF HL Load) HVDD 1 (3.3 V, 480 pF Total Load on H1 to H8) DVDD (1.8 V) DRVDD (3 V, 10 pF Load on Each DOUT Pin) IOVDD (3 V, Depends on Load and Output Frequency of Digital I/O) XVVDD (3 V, Depends on Load and Output Frequency of XV Signals) POWER SUPPLY CURRENTS--STANDBY MODE OPERATION Standby1 Mode Standby2 Mode Standby3 Mode MAXIMUM CLOCK RATE (CLI)
1
Min -25 -65 1.6 1.6 1.6 2.7 2.7 1.6 1.6 1.6 1.6 1.6 2.25
Typ
Max +85 +150
Unit C C V V V V V V V V V V V mA mA mA mA mA mA mA mA mA mA mA mA MHz
1.8 1.8 3.0 3.0 3.0 1.8 3.0 3.0 3.0 1.8 3.0 27 5 1.5 10 59 9.5 6 2 2 12 5 1.5
2.0 2.0 3.6 3.6 3.6 2.0 3.6 3.6 3.6 2.0 3.6
40
The total power dissipated by the HVDD (or RGVDD) supply can be approximated using the equation Total HVDD Power = [CL x HVDD x Pixel Frequency] x HVDD Reducing the capacitive load and/or reducing the HVDD supply reduces the power dissipation. CL is the total capacitance seen by all H-outputs.
Rev. 0 | Page 3 of 92
AD9992
DIGITAL SPECIFICATIONS
IOVDD = 1.6 V to 3.6 V, RGVDD = HVDD = 2.7 V to 3.6 V, CL = 20 pF, TMIN to TMAX, unless otherwise noted. Table 2.
Parameter LOGIC INPUTS (IOVDD) High Level Input Voltage Low Level Input Voltage High Level Input Current Low Level Input Current Input Capacitance LOGIC OUTPUTS (IOVDD, XVDD) High Level Output Voltage @ IOH = 2 mA Low Level Output Voltage @ IOL = 2 mA RG and H-DRIVER OUTPUTS (HVDD, RGVDD) High Level Output Voltage @ Maximum Current Low Level Output Voltage @ Maximum Current Maximum Output Current (Programmable) Maximum Load Capacitance (for Each Output) Symbol VIH VIL IIH IIL CIN VOH VOL VOH VOL Min VDD - 0.6 0.6 10 10 10 VDD - 0.5 0.5 VDD - 0.5 0.5 18 60 Typ Max Unit V V A A pF V V V V mA pF
Rev. 0 | Page 4 of 92
AD9992
ANALOG SPECIFICATIONS
AVDD = 1.8 V, fCLI = 40 MHz, typical timing specifications, TMIN to TMAX, unless otherwise noted. Table 3.
Parameter CDS 1 Allowable CCD Reset Transient CDS Gain Accuracy -3.0 dB CDS Gain 0 dB CDS Gain +3 dB CDS Gain +6 dB CDS Gain Maximum Input Range Before Saturation -3 dB CDS Gain 0 dB CDS Gain +3 dB CDS Gain +6 dB CDS Gain Allowable OB Pixel Amplitude1 0 dB CDS Gain (Default) +6 dB CDS Gain VARIABLE GAIN AMPLIFIER (VGA) Gain Control Resolution Gain Monotonicity Gain Range Low Gain (VGA Code 15, Default) Maximum Gain (VGA Code 1023) BLACK LEVEL CLAMP Clamp Level Resolution Clamp Level Minimum Clamp Level (Code 0) Maximum Clamp Level (Code 1023) ADC Resolution Differential Nonlinearity (DNL) No Missing Codes Integral Nonlinearity (INL) Full-Scale Input Voltage VOLTAGE REFERENCE Reference Top Voltage (REFT) Reference Bottom Voltage (REFB) SYSTEM PERFORMANCE Gain Accuracy Low Gain (VGA Code 15) Maximum Gain (VGA Code 1023) Peak Nonlinearity, 1.0 V Input Signal Total Output Noise Power Supply Rejection (PSR)
1
Min
Typ 0.5
Max 1.2 -2.3 +0.5 3.4 6.0
Unit V
Notes
VGA gain = 6.3 dB (Code 15, default value) -3.3 -0.5 2.4 5.0 -2.8 0 2.9 5.5 1.4 1.0 0.7 0.5 -100 -50 +200 +100 1024 Guaranteed 6.3 42.4 1024 0 255 12 -1.0 dB dB dB dB VGA gain = 6.3 dB (Code 15, default value) V p-p V p-p V p-p V p-p mV mV Steps
dB dB Steps Measured at ADC output LSB LSB Bits LSB LSB V V V Includes entire signal chain 0 dB CDS gain Gain = (0.0358 x Code) + 5.76 dB 6 dB VGA gain, 0 dB CDS gain applied AC-grounded input, 6 dB VGA gain applied Measured with step change on supply
0.5 +1.0 Guaranteed 1 4 2.0 1.4 0.4
5.8 41.9
6.3 42.4 0.1 0.5 50
6.8 42.9 0.2
dB dB % LSB rms dB
Input signal characteristics defined as follows:
05891-002
500mV TYP RESET TRANSIENT 200mV MAX OPTICAL BLACK PIXEL
1V MAX INPUT SIGNAL RANGE (0dB CDS GAIN)
Rev. 0 | Page 5 of 92
AD9992
TIMING SPECIFICATIONS
CL = 20 pF, AVDD = DVDD = TCVDD = 1.8 V, DRVDD = 3.0 V, fCLI = 40 MHz, unless otherwise noted. Table 4.
Parameter MASTER CLOCK (See Figure 14) CLI Clock Period CLI High/Low Pulse Width Delay from CLI Rising Edge to Internal Pixel Position 0 VD FALLING EDGE TO HD FALLING EDGE IN SLAVE MODE (See Figure 75) AFE CLPOB PULSE WIDTH (See Figure 21 and Figure 31) 1, 2 AFE SAMPLE LOCATION (See Figure 15 and Figure 18)1 SHP Sample Edge to SHD Sample Edge DATA OUTPUTS (See Figure 19 and Figure 20) Output Delay from DCLK Rising Edge Inhibited Area for DOUTPHASE Edge Location Pipeline Delay from SHP/SHD Sampling to DOUT SERIAL INTERFACE (See Figure 82) Maximum SCK Frequency (Must Not Exceed CLI Frequency) SL to SCK Setup Time SCK to SL Hold Time SDATA Valid to SCK Rising Edge Setup SCK Falling Edge to SDATA Valid Hold
1 2
Symbol tCONV tCLIDLY tVDHD
Min 25 10 0 2 11
Typ
Max
Unit ns ns ns ns Pixels ns ns Edge location Cycles MHz ns ns ns ns
12.5 6 20 12.5 1
15 VD period - 5 x tCONV
tS1 tOD tDOUTINH
SHDLOC + 1 16
SHDLOC + 15
fSCLK tLS tLH tDS tDH
40 10 10 10 10
Parameter is programmable. Minimum CLPOB pulse width is for functional operation only. Wider typical pulses are recommended to achieve good clamp performance.
Rev. 0 | Page 6 of 92
AD9992 ABSOLUTE MAXIMUM RATINGS
Table 5.
Parameter AVDD TCVDD HVDD RGVDD DVDD DRVDD IOVDD XVVDD CLIVDD CP1P8 RG Output H1 to H8, HL Output Digital Outputs Digital Inputs SCK, SL, SDATA REFT, REFB, CCDIN Junction Temperature Lead Temperature, 10 sec With Respect To AVSS TCVSS HVSS RGVSS DVSS DRVSS DVSS DVSS TCVSS CPVSS RGVSS HVSS DVSS DVSS DVSS AVSS Rating -0.3 V to +2.0 V -0.3 V to +2.0 V -0.3 V to +3.9 V -0.3 V to +3.9 V -0.3 V to +2.0 V -0.3 V to +3.9 V -0.3 V to +3.9 V -0.3 V to +3.9 V -0.3 V to +3.9 V -0.3 V to +2.0 V -0.3 V to RGVDD + 0.3 V -0.3 V to HVDD + 0.3 V -0.3 V to IOVDD + 0.3 V -0.3 V to IOVDD + 0.3 V -0.3 V to IOVDD + 0.3 V -0.3 V to AVDD + 0.3 V 150C 350C
Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
PACKAGE THERMAL CHARACTERISTICS
Thermal Resistance CSP_BGA package: JA = 40.3C/W
ESD CAUTION
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.
Rev. 0 | Page 7 of 92
AD9992 PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
A1 CORNER INDEX AREA 1 TOP VIEW (Not to Scale) 2 3 4 5 6 7 8 9 10 11 A B C D E F G H J L
05891-003
AD9992
K
Figure 2. Pin Configuration
Table 6. Pin Function Descriptions
Pin No. A1 B2 C2 B1 B4 C1 D2 C3 D3 E2 Mnemonic GPO8 GPO7 GPO6 GPO5 GPO4 GPO3 GPO2 GPO1 SYNC VD Type DIO DIO DIO DIO DIO DIO DIO DIO DI DIO Description General-Purpose Output 8 General-Purpose Output 7 General-Purpose Output 6 General-Purpose Output 5 General-Purpose Output 4 General-Purpose Output 3 General-Purpose Output 2 General-Purpose Output 1 External System Sync Input Vertical Sync Pulse (input for slave mode, output for master mode) Horizontal Sync Pulse (input for slave mode, output for master mode) External Reset Input (active low pulse to reset, internal pull-up resistor) Digital I/O Supply: 1.8 V, 3.3 V (GPO, SUBCK, HD/VD, SL, SCK, SDATA, SYNC, RSTB) Digital I/O Ground XV Output Supply: 1.8 V, 3.3 V CCD Substrate Clock CCD Vertical Clock 1 CCD Vertical Clock 2 CCD Vertical Clock 3 CCD Vertical Clock 4 CCD Vertical Clock 5 CCD Vertical Clock 6 CCD Vertical Clock 7 CCD Vertical Clock 8 CCD Vertical Clock 9 CCD Vertical Clock 10 Pin No. H2 H1 G6 G7 J2 J1 L1 L2 L3 K1 K2 K3 J3 H3 L4 K4 K5 J5 L6 K6 J6 L7 K7 J7 L8 K8 J8 L9 K9 J9 L10 K10 Mnemonic XV11 XV12 XV13 XV14 XV15 XV16 XV17 XV18 XV19 XV20 XV21 XV22 XV23 XV24 DVDD DVSS NC NC D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 D10 D11 DCLK DRVSS Type DO DO DO DO DO DO DO DO DO DO DO DO DO DO P P Description CCD Vertical Clock 11 CCD Vertical Clock 12 CCD Vertical Clock 13 CCD Vertical Clock 14 CCD Vertical Clock 15 CCD Vertical Clock 16 CCD Vertical Clock 17 CCD Vertical Clock 18 CCD Vertical Clock 19 CCD Vertical Clock 20 CCD Vertical Clock 21 CCD Vertical Clock 22 CCD Vertical Clock 23 CCD Vertical Clock 24 Digital Logic Supply: 1.8 V Digital Logic Ground Not Internally Connected Not Internally Connected Data Output 0 (LSB) Data Output 1 Data Output 2 Data Output 3 Data Output 4 Data Output 5 Data Output 6 Data Output 7 Data Output 8 Data Output 9 Data Output 10 Data Output 11 (MSB) Data Clock Output Data Driver Ground
D1
HD
DIO
E7
RSTB
DI
E6
IOVDD
P
E5 E3 E1 F2 F3 F7 G3 F5 F6 G2 F1 G1 G5
IOVSS XVVDD XSUBCK XV1 XV2 XV3 XV4 XV5 XV6 XV7 XV8 XV9 XV10
P P DO DO DO DO DO DO DO DO DO DO DO
DO DO DO DO DO DO DO DO DO DO DO DO DO P
Rev. 0 | Page 8 of 92
AD9992
Pin No. L11 K11 J10 J11 H10 H11 H9 G11 G9 F10 F11 E11 E10 F9 E9 D11 C11 D10 C10 D9 C9 B11 A11 B10 Mnemonic DRVDD CP3P3 CPFCT CPFCB CPVSS CP1P8 CPCLI LDO3P2EN LDOVSS LDO1P8EN SENSE LDOOUT LDOIN H1 H2 HVSS1 HVDD1 H3 H4 H5 H6 HVSS2 HVDD2 H7 Type P P AO AO P P DI DI P DI AI AO P DO DO P P DO DO DO DO P P DO Description Data Driver Supply: 1.8 V, 3.3 V Charge Pump 3.3 V Output Charge Pump Flying Capacitor Top Charge Pump Flying Capacitor Bottom Charge Pump Ground Charge Pump 1.8 V Input Charge Pump Clock Input LDO 3.2 V Output Enable LDO Ground LDO 1.8 V Output Enable LDO Output Sense Pin LDO Output Voltage LDO 3.3 V Input CCD Horizontal Clock 1 CCD Horizontal Clock 2 H-Driver Ground 1 H-Driver Supply 1: 3.3 V CCD Horizontal Clock 3 CCD Horizontal Clock 4 CCD Horizontal Clock 5 CCD Horizontal Clock 6 H-Driver Ground 2 H-Driver Supply 2: 3.3 V CCD Horizontal Clock 7 Pin No. A10 B9 B8 A8 C8 B7 A7 C7 C6 C5 B6 A6 B5, A5 A4 A3 C4 A2 B3 A9, G10, J4, L5 Mnemonic H8 HL RGVSS RGVDD RG TCVSS TCVDD CLIVDD CLO CLI AVDD CCDIN AVSS REFT REFB SL SDATA SCK NC Type DO DO P P DO P P P DO DI P AI P AO AO DI DI DI Description CCD Horizontal Clock 8 CCD Last Horizontal Clock RG Driver Ground RG Driver Supply: 3.3 V CCD Reset Gate Clock Analog Ground for Timing Core Timing Core Supply: 1.8 V CLI Input Supply: 3.3.V Clock Output for Crystal Reference Clock Input AFE Supply: 1.8 V CCD Signal Input Analog Supply Ground Voltage Reference Top Bypass Voltage Reference Bottom Bypass 3-Wire Serial Load Pulse (internal pull-up resistor) 3-Wire Serial Data Input 3-Wire Serial Clock Not Internally Connected
Rev. 0 | Page 9 of 92
AD9992 TERMINOLOGY
Differential Nonlinearity (DNL) An ideal ADC exhibits code transitions that are exactly 1 LSB apart. DNL is the deviation from this ideal value. Therefore, every code must have a finite width. No missing codes guaranteed to 12-bit resolution indicates that all 4096 codes must be present over all operating conditions. Peak Nonlinearity Peak nonlinearity, a full signal chain specification, refers to the peak deviation of the output of the AD9992 from a true straight line. The point used as zero scale occurs 0.5 LSB before the first code transition. Positive full scale is defined as a level 1 LSB and 0.5 LSB beyond the last code transition. The deviation is measured from the middle of each particular output code to the true straight line. The error is then expressed as a percentage of the 2 V ADC full-scale signal. The input signal is always appropriately gained up to fill the ADC's full-scale range. Total Output Noise The rms output noise is measured using histogram techniques. The standard deviation of the ADC output codes is calculated in LSB and represents the rms noise level of the total signal chain at the specified gain setting. The output noise can be converted to an equivalent voltage using the relationship 1 LSB = (ADC Full Scale/2n Codes) where n is the bit resolution of the ADC. For the AD9992, 1 LSB is 0.488 mV. Power Supply Rejection (PSR) The PSR is measured with a step change applied to the supply pins. The PSR specification is calculated from the change in the data outputs for a given step change in the supply voltage.
Rev. 0 | Page 10 of 92
AD9992 TYPICAL PERFORMANCE CHARACTERISTICS
500 450 400 350
POWER (mW)
150 +3dB CDS
3.0V/1.8V
RMS OUTPUT NOISE (LSB)
3.3V/1.8V
0dB CDS 100 -3dB CDS
300 250 200 150 100 50 20 25 30 FREQUENCY (MHz) 35 40 2.7V/1.8V
50
0
5
10
15 20 25 30 CDS + VGA GAIN (dB)
35
40
45
Figure 3. Power vs. Frequency (AVDD = TCVDD = DVDD = 1.8 V, All Other Supplies at 2.7 V, 3.0 V, or 3.3 V)
Figure 5. Output Noise vs. Total Gain (CDS + VGA)
1.0 0.8
5 4
0.6 0.4 3
DNL (LSB)
0 -0.2 -0.4 -0.6 -0.8
05891-089
INL (LSB)
0.2
2 1 0 -1 -2
0
500
1000
1500
2000 2500 CODE
3000
3500
4000
0
500
1000
1500
2000 2500 CODE
3000
3500
4000
Figure 4. Typical Differential Nonlinearity (DNL) Performance
Figure 6. Typical Integral Nonlinearity (INL) Performance
Rev. 0 | Page 11 of 92
05891-090
-1.0
05891-006
05891-004
0 15
0
AD9992 EQUIVALENT CIRCUITS
IOVDD
AVDD
330
R
05891-008
AVSS
AVSS
IOVSS
Figure 7. CCDIN
Figure 9. Digital Inputs
DVDD
DRVDD
HVDD OR RGVDD
DATA
RG, H1 TO H8
05891-010
THREESTATE
DOUT
THREE-STATE
OUTPUT
05891-009
DVSS
DRVSS
HVSS OR RGVSS
Figure 8. Digital Data Outputs
Figure 10. H1 to H8, HL, RG Drivers
Rev. 0 | Page 12 of 92
05891-011
AD9992 SYSTEM OVERVIEW
Figure 11 shows the typical system block diagram for the AD9992 in master mode. The CCD output is processed by the AD9992's AFE circuitry, which consists of a CDS, VGA, black level clamp, and ADC. The digitized pixel information is sent to the digital image processor chip, which performs the postprocessing and compression. To operate the CCD, all CCD timing parameters are programmed into the AD9992 from the system microprocessor through the 3-wire serial interface. From the master clock, CLI, provided by the image processor or external crystal, the AD9992 generates the CCD's horizontal and vertical clocks and internal AFE clocks. External synchronization is provided by a sync pulse from the microprocessor, which resets the internal counters and resyncs the VD and HD outputs.
V-DRIVER H1 TO H8, HL, RG, VSUB DOUT CCD
CCDIN
Alternatively, the AD9992 can be operated in slave mode. In this mode, the VD and HD are provided externally from the image processor, and all AD9992 timing is synchronized with VD and HD. The H-drivers for H1 to H8, HL, and RG are included in the AD9992, allowing these clocks to be directly connected to the CCD. An H-driver voltage of up to 3.3 V is supported. An external V-driver is required for the vertical transfer clocks, the sensor gate pulses, and the substrate clock. The AD9992 includes programmable general-purpose outputs (GPO), which can trigger mechanical shutter and strobe (flash) circuitry. Figure 12 and Figure 13 show the maximum horizontal and vertical counter dimensions for the AD9992. All internal horizontal and vertical clocking is controlled by these counters, which specify line and pixel locations. Maximum HD length is 8192 pixels per line, and maximum VD length is 8192 lines per field.
MAXIMUM COUNTER DIMENSIONS
XV1 TO XV24, SUBCK
AD9992
AFETG
DCLK HD, VD CLI
GPO1 TO GPO8
DIGITAL IMAGE PROCESSING ASIC
SERIAL INTERFACE P
05891-012
SYNC
13-BIT HORIZONTAL = 8192 PIXELS MAX
Figure 11. Typical System Block Diagram, Master Mode
13-BIT VERTICAL = 8192 LINES MAX
Figure 12. Vertical and Horizontal Counters
MAX VD LENGTH IS 8192 LINES VD
MAX HD LENGTH IS 8192 PIXELS
HD
Figure 13. Maximum VD/HD Dimensions
Rev. 0 | Page 13 of 92
05891-014
CLI
05891-013
AD9992
HIGH SPEED PRECISION TIMING CORE
The AD9992 generates high speed timing signals using the flexible Precision Timing core. This core is the foundation for generating the timing used for both the CCD and the AFE; it includes the reset gate RG, horizontal drivers H1 to H8, HL, and SHP/SHD sample clocks. A unique architecture makes it routine for the system designer to optimize image quality by providing precise control over the horizontal CCD readout and the AFE correlated double sampling. The high speed timing of the AD9992 operates the same way in either master or slave mode configuration. For more information on synchronization and pipeline delays, see the Power-Up Sequence for Master Mode section. clock by programming the CLIDIVIDE register (AFE Register Address 0x0D). The AD9992 then internally divides the CLI frequency by 2. The AD9992 includes a master clock output, CLO, which is the inverse of CLI. This output should be used as a crystal driver. A crystal can be placed between the CLI and CLO pins to generate the master clock for the AD9992.
High Speed Clock Programmability
Figure 15 shows when the high speed clocks RG, H1 to H8, SHP, and SHD are generated. The RG pulse has programmable rising and falling edges and can be inverted using the polarity control. Horizontal Clock H1 has programmable rising and falling edges and polarity control. In HCLK Mode 1, H3, H5, and H7 are equal to H1 and H2, H4, H6, and H8 are always inverses of H1. The edge location registers are each six bits wide, allowing the selection of all 64 edge locations. Figure 18 shows the default timing locations for all of the high speed clock signals.
Timing Resolution
The Precision Timing core uses a 1x master clock input as a reference (CLI). This clock should be the same as the CCD pixel clock frequency. Figure 14 illustrates how the internal timing core divides the master clock period into 64 steps or edge positions. Using a 40 MHz CLI frequency, the edge resolution of the Precision Timing core is approximately 0.4 ns. If a 1x system clock is not available, it is possible to use a 2x reference
POSITION CLI P[0] P[16] P[32]
P[48]
P[64] = P[0]
tCLIDLY
ONE PIXEL PERIOD
Figure 14. High Speed Clock Resolution from CLI, Master Clock Input
1 CCD SIGNAL 2
3 RG 5 H1, H3, H5, H7
4
6
H2, H4, H6, H8 7 HL PROGRAMMABLE CLOCK POSITIONS: 8
Figure 15. High Speed Clock Programmable Locations (HCLKMODE = 001)
Rev. 0 | Page 14 of 92
05891-016
1SHP SAMPLE LOCATION. 2SHD SAMPLE LOCATION. 3RG RISING EDGE. 4RG FALLING EDGE. 5H1 RISING EDGE. 6H1 FALLING EDGE. 7HL RISING EDGE. 8HL FALLING EDGE.
05891-015
NOTES 1. THE PIXEL CLOCK PERIOD IS DIVIDED INTO 64 POSITIONS, PROVIDING FINE EDGE RESOLUTION FOR HIGH SPEED CLOCKS. 2. THERE IS A FIXED DELAY FROM THE CLI INPUT TO THE INTERNAL PIXEL PERIOD POSITION (tCLIDLY).
AD9992
H-Driver and RG Outputs
In addition to the programmable timing positions, the AD9992 features on-chip output drivers for the RG, HL, and H1 to H8 outputs. These drivers are powerful enough to drive the CCD inputs directly. The H-driver and RG current can be adjusted for optimum rise/fall time for a particular load by using the drive strength control registers (Addresses 0x35 and 0x36). The 3-bit drive setting for each output is adjustable in 4.3 mA increments: 0 = three-state; 1 = 4.3 mA; 2 = 8.6 mA; 3 = 12.9 mA; and 4, 5, 6, 7 = 17.2 mA. As shown in Figure 15, when HCLK Mode 1 is used, the H2, H4, H6, and H8 outputs are inverses of the H1, H3, H5, and H7 outputs, respectively. Using the HCLKMODE register (Address 0x23, Bits [9:7]), it is possible to select a different configuration. Table 8 shows a comparison of the different programmable settings for each HCLK mode. Figure 16 and Figure 17 show the settings for HCLK Mode 2 and HCLK Mode 3, respectively. Note that it is recommended that all H1 to H8 outputs on the AD9992 be used together for maximum flexibility in drive strength settings. A typical CCD with H1 and H2 inputs should only have the AD9992's H1, H3, H5, and H7 outputs connected together to drive the CCD's H1, and the H2, H4, H6, and H8 outputs connected together to drive the CCD's H2. Similarly, a CCD with H1, H2, H3, and H4 inputs should have * H1 and H3 connected to the CCD's H1. * H2 and H4 connected to the CCD's H2. * H5 and H7 connected to the CCD's H3. * H6 and H8 connected to the CCD's H4.
Table 7. Timing Core Register Parameters for H1, H2, HL, RG, SHP, SHD
Parameter Polarity Positive Edge Negative Edge Sampling Location Drive Strength Length 1b 6b 6b 6b 3b Range High/low 0 to 63 edge location 0 to 63 edge location 0 to 63 edge location 0 to 4 current steps Description Polarity control for H1, H2, HL, and RG (0 = inversion, 1 = no inversion) Positive edge location for H1, H2, HL, and RG Negative edge location for H1, H2, HL, and RG Sampling location for internal SHP and SHD signals Drive current for H1 to H8 , HL, and RG outputs (4.3 mA per step)
Table 8. HCLK Modes, Selected by Address 0x23, Bits [9:7]
HCLKMODE Mode 1 Mode 2 Mode 3 Invalid Selection Register Value 001 010 100 000, 011, 101, 110, 111 Description H1 edges are programmable, with H3 = H5 = H7 = H1, H2 = H4 = H6 = H8 = inverse of H1 H1 edges are programmable, with H3 = H5 = H7 = H1 H2 edges are programmable, with H4 = H6 = H8 = H2 H1 edges are programmable, with H3 = H1 and H2 = H4 = inverse of H1 H5 edges are programmable, with H7 = H5 and H6 = H8 = inverse of H5 Invalid register settings
1 H1, H3, H5, H7 4 H2, H4, H6, H8
2
3
Figure 16. HCLK Mode 2 Operation
Rev. 0 | Page 15 of 92
05891-017
H1 TO H8 PROGRAMMABLE LOCATIONS: 1H1 RISING EDGE. 2H1 FALLING EDGE. 3H2 RISING EDGE. 4H2 FALLING EDGE.
AD9992
1 2
H1, H3 H2, H4
3 4
H5, H7 H6, H8 H1 TO H8 PROGRAMMABLE EDGES: 1H1 RISING EDGE. 2H1 FALLING EDGE. 3H5 RISING EDGE. 4H5 FALLING EDGE.
Figure 17. HCLK Mode 3 Operation
POSITION P[0] P[16] P[32] P[48] P[64] = P[0]
PIXEL PERIOD RGr[0] RG RGf[16]
HLr[0] HL H1r[0] H1, H3, H5, H7
HLf[32]
H1f[32]
H2, H4, H6, H8
SHP[32] CCD SIGNAL
tS1
SHD[0]
Figure 18. High Speed Timing Default Locations
Digital Data Outputs
The AD9992 data output and DCLK phase are programmable using the DOUTPHASE registers (Address 0x38, Bits [11:0]). DOUTPHASEP (Bits [5:0]) selects any edge location from 0 to 63, as shown in Figure 19. DOUTPHASEN (Bits [11:6]) does not actually program the phase of the data outputs but is used internally and should always be programmed to a value of DOUTPHASEP plus 32 edges. For example, if DOUTPHASEP is set to 0, DOUTPHASEN should be set to 32 (0x20).
Normally, the DOUT and DCLK signals track in phase, based on the contents of the DOUTPHASE registers. The DCLK output phase can also be held fixed with respect to the data outputs by changing the DCLKMODE register high (Address 0x38, Bit [12]). In this mode, the DCLK output remains at a fixed phase equal to a delayed version of CLI while the data output phase is still programmable. The pipeline delay through the AD9992 is shown in Figure 20. After the CCD input is sampled by SHD, there is a 16-cycle delay until the data is available.
Rev. 0 | Page 16 of 92
05891-019
NOTES 1. ALL SIGNAL EDGES ARE FULLY PROGRAMMABLE TO ANY OF THE 64 POSITIONS WITHIN ONE PIXEL PERIOD. DEFAULT POSITIONS FOR EACH SIGNAL ARE SHOWN. HCLK MODE 1 IS SHOWN. 2. CONNECT H1, H3, H5, AND H7 TOGETHER AND H2, H4, H6, AND H8 TOGETHER FOR MAXIMUM DRIVE STRENGTH.
05891-018
AD9992
P[0] PIXEL PERIOD P[16] P[32] P[48] P[64] = P[0]
DCLK
tOD
DOUT
Figure 19. Digital Output Phase Adjustment Using DOUTPHASEP Register
CLI tCLIDLY N CCDIN N+1 N+2 N+3 N+4 N+5 N+6 N+7 N+8 N+9 N + 10 N + 11 N + 12 N + 13 N + 14 N + 15 N + 16 N + 17
SAMPLE PIXEL N SHD (INTERNAL)
ADC DOUT (INTERNAL)
N - 17
N - 16
N - 15
N - 14
N - 13
N - 12
N - 11
N - 10
N-9
N-8
N-7
N-6
N-5
N-4
N-3
N-2
05891-020
NOTES 1. DATA OUTPUT (DOUT) AND DCLK PHASE ARE ADJUSTABLE WITH RESPECT TO THE PIXEL PERIOD. 2. WITHIN ONE CLOCK PERIOD, THE DATA TRANSITION CAN BE PROGRAMMED TO 64 DIFFERENT LOCATIONS. 3. DCLK CAN BE INVERTED WITH RESPECT TO DOUT BY USING THE DCLKINV REGISTER.
N-1
N
N+1
tDOUTINH
DCLK PIPELINE LATENCY = 16 CYCLES DOUT N - 17 N - 16 N - 15 N - 14 N - 13 N - 12 N - 11 N - 10 N-9 N-8 N-7 N-6 N-5 N-4 N-3 N-2 N-1 N N+1
Figure 20. Digital Data Output Pipeline Delay
Rev. 0 | Page 17 of 92
05891-021
NOTES 1. TIMING VALUES SHOWN ARE SHDLOC = 0, WITH DCLKMODE = 0. 2. HIGHER VALUES OF SHD AND/OR DOUT PHASE SHIFTS DOUT TRANSITION TO THE RIGHT, WITH RESPECT TO CLI LOCATION. 3. RECOMMENDED VALUE FOR DOUT PHASE IS TO USE SHPLOC OR UP TO 15 EDGES FOLLOWING SHPLOC.
AD9992
HORIZONTAL CLAMPING AND BLANKING
The AD9992's horizontal clamping and blanking pulses are fully programmable to suit a variety of applications. Individual control is provided for CLPOB, PBLK, and HBLK in the different regions of each field. This allows the dark pixel clamping and blanking patterns to be changed at each stage of the readout in order to accommodate different image transfer timing and high speed line shifts.
CLPOB and PBLK Masking Areas
Additionally, the AD9992 allows the CLPOB and PBLK signals to be disabled in certain lines in the field without changing any of the existing CLPOB pattern settings. To use CLPOB (or PBLK) masking, the CLPMASKSTART (PBLKMASKSTART) and CLPMASKEND (PBLKMASKEND) registers are programmed to specify the start and end lines in the field where the CLPOB (PBLK) patterns are ignored. The three sets of start and end registers allow up to three CLPOB (PBLK) masking areas to be created. The CLPOB and PBLK masking registers are not specific to a certain V-sequence; they are always active for any existing field of timing. During operation, to disable the CLPOB masking feature, these registers must be set to the maximum value of 0x1FFF or a value greater than the programmed VD length. Note that to disable CLPOB (and PBLK) masking during power-up, it is recommended to set CLPMASKSTART (PBLKMASKSTART) to 8191 and CLPMASKEND (PBLKMASKEND) to 0. This prevents any accidental masking caused by register update events.
Individual CLPOB and PBLK Patterns
The AFE horizontal timing consists of CLPOB and PBLK, as shown in Figure 21. These two signals are programmed independently using the registers in Table 9. The start polarity for the CLPOB (and PBLK) signal is CLPOBPOL (PBLKPOL), and the first and second toggle positions of the pulse are CLPOBTOG1 (PBLKTOG1) and CLPOBTOG2 (PBLKTOG2). Both signals are active low and should be programmed accordingly. A separate pattern for CLPOB and PBLK can be programmed for each vertical sequence. As described in the Vertical Timing Generation section, several V-sequences can be created, each containing a unique pulse pattern for CLPOB and PBLK. Figure 47 shows how the sequence change positions divide the readout field into different regions. By assigning a different V-sequence to each region, the CLPOB and PBLK signals can change with each change in the vertical timing.
Table 9. CLPOB and PBLK Pattern Registers
Register CLPOBPOL PBLKPOL CLPOBTOG1 CLPOBTOG2 PBLKTOG1 PBLKBTOG2 CLPMASKSTART CLPMASKEND PBLKMASKSTART PBLKMASKEND Length 1b 1b 13b 13b 13b 13b 13b 13b 13b 13b Range High/low High/low 0 to 8191 pixel location 0 to 8191 pixel location 0 to 8191 pixel location 0 to 8191 pixel location 0 to 8191 line location 0 to 8191 line location 0 to 8191 line location 0 to 8191 line location Description Starting polarity of CLPOB for each V-sequence. Starting polarity of PBLK for each V-sequence. First CLPOB toggle position within line for each V-sequence. Second CLPOB toggle position within line for each V-sequence. First PBLK toggle position within line for each V-sequence. Second PBLK toggle position within line for each V-sequence. CLPOB masking area--starting line within field (maximum of three areas). CLPOB masking area--ending line within field (maximum of three areas). PBLK masking area--starting line within field (maximum of three areas). PBLK masking area--ending line within field (maximum of three areas).
Rev. 0 | Page 18 of 92
AD9992
HD
2 CLPOB 1 PBLK ACTIVE
3 ACTIVE
05891-022
PROGRAMMABLE SETTINGS: 1START POLARITY (CLAMP AND BLANK REGION ARE ACTIVE LOW). 2FIRST TOGGLE POSITION. 3SECOND TOGGLE POSITION.
Figure 21. Clamp and Preblank Pulse Placement
VD 0 HD 1 2
NO CLPOB SIGNAL FOR LINES 6 TO 8 597 598
NO CLPOB SIGNAL FOR LINE 600
CLPOB
05891-023
CLPMASKSTART1 = 6
CLPMASKEND1 = 8
CLPMASKSTART2 = CLPMASKEND2 = 600
Figure 22. CLPOB Masking Example
Rev. 0 | Page 19 of 92
AD9992
Individual HBLK Patterns
The HBLK programmable timing shown in Figure 23 is similar to CLPOB and PBLK; however, there is no start polarity control. Only the toggle positions are used to designate the start and stop positions of the blanking period. Additionally, there are separate masking polarity controls for H1, H2, and HL that designate the polarity of the horizontal clock signals during the blanking period. Setting HBLKMASK_H1 high sets H1, and therefore H3, H5, and H7, low during the blanking, as shown in Figure 24. As with the CLPOB and PBLK signals, HBLK registers are available in each V-sequence, allowing different blanking signals to be used with different vertical timing sequences. The AD9992 supports three modes of HBLK operation. HBLK Mode 0 supports basic operation and some support for special HBLK patterns. HBLK Mode 1 supports pixel mixing HBLK operation. HBLK Mode 2 supports advanced HBLK operation. The following sections describe each mode in detail. Register parameters are described in detail in Table 10.
HBLK Mode 0 Operation
There are six toggle positions available for HBLK. Normally, only two of the toggle positions are used to generate the standard HBLK interval. However, the additional toggle positions can be used to generate special HBLK patterns, as shown in Figure 25. The pattern in this example uses all six toggle positions to generate two extra groups of pulses during the HBLK interval. By changing the toggle positions, different patterns can be created. Separate toggle positions are available for even and odd lines. If alternation is not needed, the same values should be loaded into the registers for even (HBLKTOGE) and odd (HBLKTOGO) lines.
HD HBLKTOGE1 HBLKTOGE2
BASIC HBLK PULSE IS GENERATED USING HBLKTOGE1 AND HBLKTOGE2 REGISTERS (HBLKALT = 0)
Figure 23. Typical Horizontal Blanking Pulse Placement (HBLKMODE = 0)
HD
HBLK
H1/H3/H5/H7
THE POLARITY OF H1/H3/H5/H7 DURING BLANKING IS PROGRAMMABLE (H2/H4/H6/H8 AND HL ARE SEPARATELY PROGRAMMABLE) H1/H3/H5/H7
05891-025
H2/H4/H6/H8
Figure 24. HBLK Masking Polarity Control
HBLKTOGE2 HBLKTOGE1 HBLKTOGE4 HBLKTOGE3 HBLKTOGE6 HBLKTOGE5
HBLK
H1/H3
H2/H4
SPECIAL H-BLANK PATTERN IS CREATED USING MULTIPLE HBLK TOGGLE POSITIONS (HBLKALT = 0)
Figure 25. Using Multiple Toggle Positions for HBLK (HBLKMODE = 0)
Rev. 0 | Page 20 of 92
05891-026
05891-024
HBLK
BLANK
BLANK
AD9992
Table 10. HBLK Pattern Registers
Register HBLKMODE Length 2b Range 0 to 2 HBLK modes Description Enables different HBLK toggle position operation. 0: normal mode. Six toggle positions available for even and odd lines. If even/odd alternation is not needed, set toggles for even/odd the same. 1: pixel mixing mode. In addition to the six toggle positions, the HBLKSTART, HBLKEND, HBLKLEN, and HBLKREP registers can be used to generate HBLK patterns. If even/odd alternation is not need, set toggles for even/odd the same. 2: advanced HBLK mode. Divides HBLK interval into six repeat areas. Uses HBLKSTARTA/B/C and RA*H*REPA/B/C registers. 3: test mode only. Do not access. Start location for HBLK in HBLK Mode 1 and HBLK Mode 2. End location for HBLK in HBLK Mode 1 and HBLK Mode 2. HBLK length in HBLK Mode 1 and HBLK Mode 2. Number of HBLK repetitions in HBLK Mode 1 and HBLK Mode 2. Masking polarity for H1, H3, H5, H7 during HBLK. Masking polarity for H2, H4, H6, H8 during HBLK. Masking polarity for HL during HBLK. First HBLK toggle position for odd lines in HBLK Mode 0 and HBLK Mode 1. Second HBLK toggle position for odd lines in HBLK Mode 0 and HBLK Mode 1. Third HBLK toggle position for odd lines in HBLK Mode 0 and HBLK Mode 1. Fourth HBLK toggle position for odd lines in HBLK Mode 0 and HBLK Mode 1. Fifth HBLK toggle position for odd lines in HBLK Mode 0 and HBLK Mode 1. Sixth HBLK toggle position for odd lines in HBLK Mode 0 and HBLK Mode 1. First HBLK toggle position for even lines in HBLK Mode 0 and HBLK Mode 1. Second HBLK toggle position for even lines in HBLK Mode 0 and HBLK Mode 1. Third HBLK toggle position for even lines in HBLK Mode 0 and HBLK Mode 1. Fourth HBLK toggle position for even lines in HBLK Mode 0 and HBLK Mode 1. Fifth HBLK toggle position for even lines in HBLK Mode 0 and HBLK Mode 1. Sixth HBLK toggle position for even lines in HBLK Mode 0 and HBLK Mode 1. HBLK Repeat Area 0. Number of H1 repetitions for HBLKSTARTA/B/C in HBLK Mode 2 for even lines; odd lines defined using HBLKALT_PAT. [3:0] RA0H1REPA. Number of H1 pulses following HBLKSTARTA. [7:4] RA0H1REPB. Number of H1 pulses following HBLKSTARTB. [11:8] RA0H1REPC. Number of H1 pulses following HBLKSTARTC. HBLK Repeat Area 1. Number of H1 repetitions for HBLKSTARTA/B/C. HBLK Repeat Area 2. Number of H1 repetitions for HBLKSTARTA/B/C. HBLK Repeat Area 3. Number of H1 repetitions for HBLKSTARTA/B/C. HBLK Repeat Area 4. Number of H1 repetitions for HBLKSTARTA/B/C. HBLK Repeat Area 5. Number of H1 repetitions for HBLKSTARTA/B/C. HBLK Repeat Area 0. Number of H2 repetitions for HBLKSTARTA/B/C in HBLK Mode 2 for even lines; odd lines defined using HBLKALT_PAT. [3:0] RA0H2REPA. Number of H2 pulses following HBLKSTARTA. [7:4] RA0H2REPB. Number of H2 pulses following HBLKSTARTB. [11:8] RA0H2REPC. Number of H2 pulses following HBLKSTARTC. HBLK Repeat Area 1. Number of H2 repetitions for HBLKSTARTA/B/C. HBLK Repeat Area 2. Number of H2 repetitions for HBLKSTARTA/B/C. HBLK Repeat Area 3. Number of H2 repetitions for HBLKSTARTA/B/C. HBLK Repeat Area 4. Number of H2 repetitions for HBLKSTARTA/B/C. HBLK Repeat Area 5. Number of H2 repetitions for HBLKSTARTA/B/C. HBLK Repeat Area Start Position A for HBLK Mode 2. Set to 8191 if not used. HBLK Repeat Area Start Position B for HBLK Mode 2. Set to 8191 if not used. HBLK Repeat Area Start Position C for HBLK Mode 2. Set to 8191 if not used.
HBLKSTART HBLKEND HBLKLEN HBLKREP HBLKMASK_H1 HBLKMASK_H2 HBLKMASK_HL HBLKTOGO1 HBLKTOGO2 HBLKTOGO3 HBLKTOGO4 HBLKTOGO5 HBLKTOGO6 HBLKTOGE1 HBLKTOGE2 HBLKTOGE3 HBLKTOGE4 HBLKTOGE5 HBLKTOGE6 RA0H1REPA/B/C
13b 13b 13b 13b 1b 1b 1b 13b 13b 13b 13b 13b 13b 13b 13b 13b 13b 13b 13b 12b
0 to 8191 pixel location 0 to 8191 pixel location 0 to 8191 pixels 0 to 8191 repetitions High/low High/low High/low 0 to 8191 pixel location 0 to 8191 pixel location 0 to 8191 pixel location 0 to 8191 pixel location 0 to 8191 pixel location 0 to 8191 pixel location 0 to 8191 pixel location 0 to 8191 pixel location 0 to 8191 pixel location 0 to 8191 pixel location 0 to 8191 pixel location 0 to 8191 pixel location 0 to 15 HCLK pulses for each A, B, and C
RA1H1REPA/B/C RA2H1REPA/B/C RA3H1REPA/B/C RA4H1REPA/B/C RA5H1REPA/B/C RA0H2REPA/B/C
12b 12b 12b 12b 12b 12b
0 to 15 HCLK pulses 0 to 15 HCLK pulses 0 to 15 HCLK pulses 0 to 15 HCLK pulses 0 to 15 HCLK pulses 0 to 15 HCLK pulses for each A, B, and C
RA1H2REPA/B/C RA2H2REPA/B/C RA3H2REPA/B/C RA4H2REPA/B/C RA5H2REPA/B/C HBLKSTARTA HBLKSTARTB HBLKSTARTC
12b 12b 12b 12b 12b 13b 13b 13b
0 to 15 HCLK pulses 0 to 15 HCLK pulses 0 to 15 HCLK pulses 0 to 15 HCLK pulses 0 to 15 HCLK pulses 0 to 8191 pixel location 0 to 8191 pixel location 0 to 8191 pixel location
Rev. 0 | Page 21 of 92
AD9992
Register HBLKALT_PAT1 HBLKALT_PAT2 HBLKALT_PAT3 HBLKALT_PAT4 HBLKALT_PAT5 HBLKALT_PAT6 Length 3b 3b 3b 3b 3b 3b Range 0 to 5 even repeat area 0 to 5 even repeat area 0 to 5 even repeat area 0 to 5 even repeat area 0 to 5 even repeat area 0 to 5 even repeat area Description HBLK Mode 2, Odd Field Repeat Area 0 pattern, selected from even field repeat areas previously defined. HBLK Mode 2, Odd Field Repeat Area 1 pattern. HBLK Mode 2, Odd Field Repeat Area 2 pattern. HBLK Mode 2, Odd Field Repeat Area 3 pattern. HBLK Mode 2, Odd Field Repeat Area 4 pattern. HBLK Mode 2, Odd Field Repeat Area 5 pattern.
HBLKTOGE2 HBLKSTART HBLKTOGE1 HBLKTOGE3
HBLKTOGE4 HBLKEND
HBLK HBLKLEN HBLKREP = 3 H1/H3
H2/H4
05891-027
HBLKREP NUMBER 1
HBLKREP NUMBER 2
HBLKREP NUMBER 3
H-BLANK REPEATING PATTERN IS CREATED USING HBLKLEN AND HBLKREP REGISTERS
Figure 26. HBLK Repeating Pattern Using HBLKMODE = 1
HBLK Mode 1 Operation
Multiple repeats of the HBLK signal are enabled by setting HBLKMODE to 1. In this mode, the HBLK pattern can be generated using a different set of registers: HBLKSTART, HBLKEND, HBLKLEN, and HBLKREP, along with the six toggle positions (see Figure 26). Separate toggle positions are available for even and odd lines. If alternation is not needed, the same values should be loaded into the registers for even (HBLKTOGE) and odd (HBLKTOGO) lines.
Bits [7:4]) is set to a value between 1 and 15. When this register is set to 0, the wide HCLK feature is disabled. The reduced frequency occurs only for H1 to H8 pulses that are located within the HBLK area. The HCLK_WIDTH register is generally used in conjunction with special HBLK patterns to generate vertical and horizontal mixing in the CCD. Note that the wide HCLK feature is available only in HBLK Mode 0 and HBLK Mode 1. HBLK Mode 2 does not support wide HCLKs. Table 11. HCLK Width Register
Register HCLK_WIDTH Length 4b Description Controls H1 to H8 width during HBLK as a fraction of pixel rate 0: same frequency as pixel rate 1: 1/2 pixel frequency, that is, doubles the HCLK pulse width 2: 1/4 pixel frequency 3: 1/6 pixel frequency 4: 1/8 pixel frequency 5: 1/10 pixel frequency ... 15: 1/30 pixel frequency
Generating HBLK Line Alternation
HBLK Mode 0 and HBLK Mode 1 provide the ability to alternate different HBLK toggle positions on even and odd lines. HBLK line alternation can be used in conjunction with V-pattern odd/even alternation or on its own. Separate toggle positions are available for even and odd lines. If even/odd line alternation is not required, the same values should be loaded into the registers for even (HBLKTOGE) and odd (HBLKTOGO) lines.
Increasing H-Clock Width During HBLK
HBLK Mode 0 and HBLK Mode 1 allow the H1 to H8 pulse width to be increased during the HBLK interval. As shown in Figure 27, the H-clock frequency can be reduced by a factor of 1/2, 1/4, 1/6, 1/8, 1/10, 1/12, and so on, up to 1/30. To enable this feature, the HCLK_WIDTH register (Address 0x34,
Rev. 0 | Page 22 of 92
AD9992
HBLK
H1/H3 1/FPIX H2/H4
05891-028
2 x (1/FPIX)
H-CLOCK FREQUENCY CAN BE REDUCED DURING HBLK BY 1/2 (AS SHOWN), 1/4, 1/6, 1/8, 1/10, 1/12, AND SO ON, UP TO 1/30 USING HBLKWIDTH REGISTER
Figure 27. Generating Wide H-Clock Pulses During HBLK Interval
HD
CREATE UP TO 3 GROUPS OF TOGGLES A, B, C COMMON IN ALL REPEAT AREAS A B C
MASK A, B, C PULSES IN ANY REPEAT AREA BY SETTING RA*H*REP* = 0
CHANGE NUMBER OF A, B, C PULSES IN ANY REPEAT AREA USING RA*H*REP* REGISTERS
H1
H2
REPEAT AREA 0 HBLKSTART
REPEAT AREA 1 REPEAT AREA 2
REPEAT AREA 3
REPEAT AREA 4 REPEAT AREA 5 HBLKEND
Figure 28. HBLK Mode 2 Operation
HD HBLKLEN HBLK HBLKSTARTA HBLKSTARTB HBLKSTARTC H1 ALL RA*H*REPA/B/C REGISTERS = 2 TO CREATE TWO HCLK PULSES
RA0H1REPA RA0H1REPB H2
RA0H1REPC
RA1H1REPA RA1H1REPB
RA1H1REPC
HBLKSTART
RA0H2REPA RA0H2REPB
RA0H2REPC
RA1H2REPA RA1H2REPB
RA1H2REPC
HBLKEND
05891-030
REPEAT AREA 0 HBLKREP = 2 TO CREATE TWO REPEAT AREAS
REPEAT AREA 1
Figure 29. HBLK Mode 2 Registers
Rev. 0 | Page 23 of 92
05891-029
AD9992
HBLK Mode 2 Operation
HBLK Mode 2 allows more advanced HBLK pattern operation. If multiple areas of HCLK pulses that are unevenly spaced apart from one another are needed, HBLK Mode 2 can be used. Using a separate set of registers, HBLK Mode 2 can divide the HBLK region into up to six repeat areas (see Table 10). As shown in Figure 29, each repeat area shares a common group of toggle positions, HBLKSTARTA, HBLKSTARTB, and HBLKSTARTC. However, the number of toggles following each start position can be unique in each repeat area by using the RAH1REP and RAH2REP registers. As shown in Figure 28, setting the RAH1REPA/RAH1REPB/RAH1REPC or RAH2REPA/ RAH2REPB/RAH2REPC registers to 0 masks HCLK groups from appearing in a particular repeat area. Figure 29 shows only two repeat areas being used, although six are available. It is possible to program a separate number of repeat area repetitions for H1 and H2, but generally the same value is used for both H1 and H2. Figure 29 shows an example of RA0H1REPA/RA0H1REPB/ RA0H1REPC = RA0H2REPA/RA0H2REPB/RA0H2REPC = RA1H1REPA/RA1H1REPB/RA1H1REPC = RA1H2REPA/ RA1H2REPB/RA1H2REPC = 2. Furthermore, HBLK Mode 2 allows a different HBLK pattern on even and odd lines. The HBLKSTARTA, HBLKSTARTB, and HBLKSTARTC registers, as well as the RAH1REPA/RAH1REPB/ RAH1REPC and RAH2REPA/RAH2REPB/RAH2REPC registers, define operation for the even lines. For separate control of the odd lines, the HBLKALT_PAT registers specify up to six repeat areas on the odd lines by reordering the repeat areas used for the even lines. New patterns are not available, but the order of the previously defined repeat areas on the even lines can be changed for the odd lines to accommodate advanced CCD operation.
HORIZONTAL TIMING SEQUENCE EXAMPLE
Figure 30 shows an example CCD layout. The horizontal register contains 28 dummy pixels, which occur on each line clocked from the CCD. In the vertical direction, there are 10 optical black (OB) lines at the front of the readout and two at the back of the readout. The horizontal direction has four OB pixels in the front and 48 in the back. Figure 31 shows the basic sequence layout to be used during the effective pixel readout. The 48 OB pixels at the end of each line are used for the CLPOB signals. PBLK is optional and is often used to blank the digital outputs during the HBLK time. HBLK is used during the vertical shift interval. Because PBLK is used to isolate the CDS input (see the Analog Preblanking section), the PBLK signal should not be used during CLPOB operation. The change in the offset behavior that occurs during PBLK impacts the accuracy of the CLPOB circuitry. The HBLK, CLPOB, and PBLK parameters are programmed in the V-sequence registers. More elaborate clamping schemes, such as adding in a separate sequence to clamp in the entire shield OB lines, can be used. This requires configuring a separate V-sequence for clocking out the OB lines. The CLPMASK registers are also useful for disabling the CLPOB on a few lines without affecting the setup of the clamping sequences. It is important that CLPOB be used only during valid OB pixels. During other portions on the frame timing, such as vertical blanking or SG line timing, the CCD does not output valid OB pixels. Any CLPOB pulse that occurs during this time causes errors in clamping operation and changes in the black level of the image.
2 VERTICAL OB LINES V EFFECTIVE IMAGE AREA 10 VERTICAL OB LINES
H 4 OB PIXELS HORIZONTAL CCD REGISTER
05891-031
48 OB PIXELS
28 DUMMY PIXELS
Figure 30. Example CCD Configuration
Rev. 0 | Page 24 of 92
AD9992
OPTICAL BLACK HD OPTICAL BLACK
CCD OUTPUT SHP SHD H1/H3/H5/H7 H2/H4/H6/H8 HBLK PBLK CLPOB
VERTICAL SHIFT
DUMMY
EFFECTIVE PIXELS
OPTICAL BLACK
VERT. SHIFT
NOTES 1. PBLK ACTIVE (LOW) SHOULD NOT BE USED DURING CLPOB ACTIVE (LOW).
Figure 31. Horizontal Sequence Example
Rev. 0 | Page 25 of 92
05891-032
AD9992
VERTICAL TIMING GENERATION
The AD9992 provides a flexible solution for generating vertical CCD timing and can support multiple CCDs and different system architectures. The vertical transfer clocks are used to shift each line of pixels into the horizontal output register of the CCD. The AD9992 allows these outputs to be individually programmed into various readout configurations by using a 4-step process. Figure 32 shows an overview of how the vertical timing is generated in four steps. 1. The individual pulse patterns for V1 to V24 are created by using the vertical pattern group registers. 2. The V-pattern groups are used to build the sequences, which is where additional information is added. 3. The readout for an entire field is constructed by dividing the field into different regions and then assigning a sequence to each region. Each field can contain up to nine different regions to accommodate different steps of the readout, such as high speed line shifts and unique vertical line transfers. The total number of V-patterns, V-sequences, and fields is programmable, but limited by the number of registers. 4. The MODE registers allow the different fields to be combined in any order for various readout configurations.
Rev. 0 | Page 26 of 92
AD9992
1
CREATE THE VERTICAL PATTERN GROUPS, UP TO FOUR TOGGLE POSITIONS FOR EACH OUTPUT. V1 V2 VPAT0 V3 V-SEQUENCE 0 (VPAT0, 1 REP) V23 V24
2
BUILD THE V-SEQUENCES BY ADDING START POLARITY, LINE START POSITION, NUMBER OF REPEATS, ALTERNATION, GROUP A/B/C/D INFORMATION, AND HBLK/CLPOB PULSES. V1 V2 V3
V23 V24 V1
V1 V2 V3 VPAT1 V23 V24 V-SEQUENCE 1 (VPAT1, 2 REP)
V2 V3
V23 V24 V1 V2 V-SEQUENCE 2 (VPAT1, N REP) V3
V23 V24
4
USE THE MODE REGISTERS TO CONTROL WHICH FIELDS ARE USED, AND IN WHAT ORDER (MAXIMUM OF SEVEN FIELDS MAY BE COMBINED IN ANY ORDER).
3
BUILD EACH FIELD BY DIVIDING INTO DIFFERENT REGIONS AND ASSIGNING A DIFFERENT V-SEQUENCE TO EACH (MAXIMUM OF NINE REGIONS IN EACH FIELD).
FIELD 0 FIELD0 FIELD1 FIELD2 REGION 0: USE V-SEQUENCE 2 REGION 0: USE V-SEQUENCE 3 REGION 1: USE V-SEQUENCE 0 REGION 0: USE V-SEQUENCE 3 REGION 1: USE V-SEQUENCE 2 REGION 2: USE V-SEQUENCE 3 REGION 1: USE V-SEQUENCE 2 FIELD3 FIELD4
REGION 3: USE V-SEQUENCE 0 REGION 2: USE V-SEQUENCE 1 FIELD5 FIELD1 FIELD4 FIELD2 REGION 2: USE V-SEQUENCE 1 REGION 4: USE V-SEQUENCE 2 FIELD1 FIELD2
05891-033
Figure 32. Summary of Vertical Timing Generation
Rev. 0 | Page 27 of 92
AD9992
Vertical Pattern Groups (VPAT)
The vertical pattern groups define the individual pulse patterns for each V1 to V24 output signal. Table 12 summarizes the registers available for generating each of the V-pattern groups. The first, second, third, and fourth toggle positions (VTOG1, VTOG2, VTOG3, and VTOG4) are the pixel locations within the line where the pulse transitions. All toggle positions are 13-bit values, allowing their placement anywhere in the horizontal line. More registers are included in the vertical sequence registers to specify the output pulses. VPOL specifies the start polarity for each signal; VSTART specifies the start position of the V-pattern group within the line; VLEN designates the total length of the V-pattern group, which determines the number of pixels between each of the pattern repetitions when repetitions are used. The VSTART position is actually an offset value for each toggle position. The actual pixel location for each toggle, measured from the HD falling edge (Pixel 0), is equal to the VSTART value plus the toggle position. When the selected V-output is designated as a VSG pulse, either the VTOG1/VTOG2 or VTOG3/VTOG4 pair is selected using V-Sequence Address 0x02, VSGPATSEL. All four toggle positions are not simultaneously available for VSG pulses. All unused V-channels must have their toggle positions programmed to either 0 or maximum value. This prevents unpredictable behavior because the default values of the V-pattern group registers are unknown.
Table 12. Vertical Pattern Group Registers
Register VTOG1 VTOG2 VTOG3 VTOG4 Length 13b 13b 13b 13b Description First toggle position within line for each V1 to V24 output, relative to VSTART value Second toggle position, relative to VSTART value Third toggle position, relative to VSTART value Fourth toggle position, relative to VSTART value
START POSITION OF VERTICAL PATTERN GROUP IS PROGRAMMABLE IN VERTICAL SEQUENCE REGISTERS.
HD 4
V1
1 2 3
V2
1 2 3
V24
1 2 3
Figure 33. Vertical Pattern Group Programmability
Rev. 0 | Page 28 of 92
05891-034
PROGRAMMABLE SETTINGS: 1START POLARITY (LOCATED IN V-SEQUENCE REGISTERS). 2FIRST TOGGLE POSITION. 3SECOND TOGGLE POSITION (THIRD AND FOURTH TOGGLE POSITIONS ALSO AVAILABLE FOR MORE COMPLEX PATTERNS). 4TOTAL PATTERN LENGTH FOR ALL VERTICAL OUTPUTS (LOCATED IN VERTICAL SEQUENCE REGISTERS).
AD9992
VERTICAL SEQUENCES (VSEQ)
The vertical sequences are created by selecting one of the V-pattern groups and adding repeats, start position, horizontal clamping, and blanking information. The V-sequences are programmed using the registers shown in Table 13. Figure 34 shows how the different registers are used to generate each V-sequence. The VPATSELA, VPATSELB, VPATSELC, and VPATSELD registers select which V-pattern is used in a given V-sequence. Having four groups available allows different vertical outputs to be mapped to different V-patterns. The selected V-pattern group can have repetitions added for high speed line shifts or for line binning by using the VREP registers for odd and even lines. Generally, the same number of repetitions is programmed into both registers. If a different number of repetitions is required on odd and even lines, separate values can be used for each register (see the Generating Line Alternation for VSequences and HBLK section). The VSTARTA and VSTARTB registers specify where in the line the V-pattern group starts. The VMASK_EN register is used in conjunction with the FREEZE/RESUME registers to enable optional masking of the V-outputs. Either or both of the FREEZE1/RESUME1 and FREEZE2/RESUME2 registers can be enabled. The line length (in pixels) is programmable using the HDLEN registers. Each V-sequence can have a different line length to accommodate various image readout techniques. The maximum number of pixels per line is 8192. The last line of the field is programmed separately using the HDLASTLEN register, which is located in the field register section.
1
HD 2 3 V1 TO V24 V-PATTERN GROUP 4 VREP 2 4 VREP 3
CLPOB
5
HBLK
6 PROGRAMMABLE SETTINGS FOR EACH VERTICAL SEQUENCE: 1START POSITION IN THE LINE OF SELECTED V-PATTERN GROUP. 2HD LINE LENGTH. 3V-PATTERN SELECT (VPATSEL) TO SELECT ANY V-PATTERN GROUP. 4NUMBER OF REPETITIONS OF THE V-PATTERN GROUP (IF NEEDED). 5START POLARITY AND TOGGLE POSITIONS FOR CLPOB AND PBLK SIGNALS. 6MASKING POLARITY AND TOGGLE POSITIONS FOR HBLK SIGNAL.
Figure 34. V-Sequence Programmability
Rev. 0 | Page 29 of 92
05891-035
AD9992
Table 13. Summary of V-Sequence Registers (see Table 9 and Table 10 for the HBLK, CLPOB, and PBLK Register Summary)
Register HOLD VMASK_EN CONCAT_GRP Length 4b 4b 4b Description Use in conjunction with VMASK_EN. 1 = HOLD function instead of FREEZE/RESUME function. Enables the masking of V1 to V24 outputs at the locations specified by the FREEZE/RESUME registers. 1= enable masking for all groups. One bit for each set of Freeze and Resume Positions 1 to 4. Combines toggle positions of Groups A/B/C/D when enabled. Only Group A settings for start, polarity, length, and repetition are used when this mode is selected. 0 = disable. 1 = enable the addition of all toggle positions from VPATSELA/B/C/D. 2 = test mode only. Do not use. ... 15 = test mode only. Do not use. Selects line alternation for V-output repetitions. Note separate control for Group A and Groups B/C/D. 0 = disable alternation. Group A uses VREPA_1, Groups B/C/D use VREP _EVEN for all lines. 1 = 2-line. Group A alternates VREPA_1 and VREPA_2. Groups B/C/D alternate VREP_EVEN and VREP_ODD. 2 = 3-line. Group A alternates VREPA_1, VREPA_2, and VREPA_3. Groups B/C/D follow a VREP_EVEN, VREP_ODD, VREP_ODD, VREP_EVEN, VREP_ODD, VREP_ODD pattern. 3 = 4-line. Group A alternates VREPA_1, VREPA_2, VREPA_3, VREPA_4. Groups B/C/D follow 2-line alternation. Enables a separate pattern length to be used during the last repetition of the V-sequence. One bit for each group (A, B, C, and D). Set bit high to enable. Group A is the LSB. Recommended value is enabled. Enables a final toggle position to be added at the end of the V-sequence. The toggle position is shared by all V-outputs in the same group. One bit for each group. Set bit high to enable. Group A is the LSB. HD line length for even lines in the V-sequence. HD line length for odd lines in the V-sequence. Group A start polarity bits for each V1 to V24 output. Group B start polarity bits for each V1 to V24 output. Group C start polarity bits for each V1 to V24 output. Group D start polarity bits for each V1 to V24 output. Assigns each V1 to V12 output to either Group A/B/C/D. Two bits for each signal. Bits [1:0] are for V1, Bits [3:2] are for V2 ... Bits [23:22] are for V12. 0 = assign to Group A, 1 = Group B, 2 = Group C, and 3 = Group D. Assigns each V13 to V24 output to either Group A/B/C/D. Two bits for each signal. Bits [1:0] are for V13, Bits [3:2] are for V14 ... Bits [23:22] are for V24. 0 = assign to Group A, 1 = Group B, 2 = Group C, and 3 = Group D. Selected V-pattern for Group A. Selected V-pattern for Group B. Selected V-pattern for Group C. Selected V-pattern for Group D. Start position for the selected V-pattern Group A. Start position for the selected V-pattern Group B. Start position for the selected V-pattern Group C. Start position for the selected V-pattern Group D. Length of selected V-pattern Group A. Length of selected V-pattern Group B. Length of selected V-pattern Group C. Length of selected V-pattern Group D. Number of repetitions for the V-Pattern Group A for first lines (even). Number of repetitions for the V-Pattern Group A for second lines (odd). Number of repetitions for the V-Pattern Group A for third lines. Number of repetitions for the V-Pattern Group A for fourth lines. Number of repetitions for the V-Pattern Group B for odd lines. Number of repetitions for the V-Pattern Group C for odd lines.
VREP_MODE
2b
LASTREPLEN_EN LASTTOG_EN HDLENE HDLEN0 VPOL_A VPOL_B VPOL_C VPOL_D GROUPSEL_0
4b 4b 13b 13b 24b 24b 24b 24b 24b
GROUPSEL_1
24b
VPATSELA VPATSELB VPATSELC VPATSELD VSTARTA VSTARTB VSTARTC VSTARTD VLENA VLENB VLENC VLEND VREPA_1 VREPA_2 VREPA_3 VREPA_4 VREPB_ODD VREPC_ODD
5b 5b 5b 5b 13b 13b 13b 13b 13b 13b 13b 13b 13b 13b 13b 13b 13b 13b
Rev. 0 | Page 30 of 92
AD9992
Register VREPD_ODD VREPB_EVEN VREPC_EVEN VREPD_EVEN FREEZE1 FREEZE2 FREEZE3 FREEZE4 RESUME1 RESUME 2 RESUME3 RESUME4 LASTREPLEN_A LASTREPLEN_B LASTREPLEN_C LASTREPLEN_D LASTTOG_A LASTTOG_B LASTTOG_C LASTTOG_D VSEQALT_EN VALT_MAP VALTSEL0_EVEN VALTSEL1_EVEN VALTSEL0_ODD VALTSEL1_ODD SPC_PAT_EN Length 13b 13b 13b 13b 13b 13b 13b 13b 13b 13b 13b 13b 13b 13b 13b 13b 13b 13b 13b 13b 1b 1b 18b 18b 18b 18b 1b Description Number of repetitions for the V-Pattern Group D for odd lines. Number of repetitions for the V-Pattern Group B for even lines. Number of repetitions for the V-Pattern Group C for even lines. Number of repetitions for the V-Pattern Group D for even lines. Pixel location where the V-outputs freeze or hold (see VMASK_EN). Also used as VALTSEL0_EVEN [12:0] register when Special VSEQALT_EN mode is enabled. Pixel location where the V-outputs freeze or hold (see VMASK_EN). Also used as VALTSEL1_EVEN [12:0] register when Special VSEQALT_EN mode is enabled. Pixel location where the V-outputs freeze or hold (see VMASK_EN). Also used as VALTSEL0_ODD [12:0] register when Special VSEQALT_EN mode is enabled. Pixel location where the V-outputs freeze or hold (see VMASK_EN). Also used as VALTSEL1_ODD [12:0] register when Special VSEQALT_EN mode is enabled. Pixel location where the V-outputs resume operation (see VMASK_EN). Also used as VALTSEL0_EVEN [17:13] register when Special VSEQALT_EN mode is enabled. Pixel location where the V-outputs resume operation (see VMASK_EN). Also used as VALTSEL1_EVEN [17:13] register when Special VSEQALT_EN mode is enabled. Pixel location where the V-outputs resume operation (see VMASK_EN). Also used as VALTSEL0_ODD [17:13] register when Special VSEQALT_EN mode is enabled. Pixel location where the V-outputs resume operation (see VMASK_EN). Also used as VALTSEL1_ODD [17:13] register when Special VSEQALT_EN mode is enabled. Separate length for last repetition of vertical pulses. Must be enabled using LASTREPLEN_EN. Should be programmed to a value equal to the VLENA register. Separate length for last repetition of vertical pulses. Must be enabled using LASTREPLEN_EN. Should be programmed to a value equal to the VLENB register. Separate length for last repetition of vertical pulses. Must be enabled using LASTREPLEN_EN. Should be programmed to a value equal to the VLENC register. Separate length for last repetition of vertical pulses. Must be enabled using LASTREPLEN_EN. Should be programmed to a value equal to the VLEND register. Optional fifth toggle position for the vertical signals. Must be enabled using LASTTOG_EN. Note that the toggle position is common for all vertical signals. Optional fifth toggle position for the vertical signals. Must be enabled using LASTTOG_EN. Note that the toggle position is common for all vertical signals. Optional fifth toggle position for the vertical signals. Must be enabled using LASTTOG_EN. Note that the toggle position is common for all vertical signals. Optional fifth toggle position for the vertical signals. Must be enabled using LASTTOG_EN. Note that the toggle position is common for all vertical signals. Special V-sequence alternation mode is enabled when this register is programmed high. Enables the use of FREEZE/RESUME register locations to specify the VALTSEL0 and VALTSEL1 registers. Must be enabled if VSEQALT mode is enabled. Select lines for special V-sequence alternation mode for even lines. Used to concatenate VPAT Groups A/B/C/D into unique merged patterns. Setting is used to specify one segment, with up to a maximum of 18 segments. Select lines for special V-sequence alternation mode for even lines. Used to concatenate VPAT Groups A/B/C/D into unique merged patterns. Setting is used to specify one segment, with up to a maximum of 18 segments. Select lines for special V-sequence alternation mode for odd lines. Used to concatenate VPAT Groups A/B/C/D into unique merged patterns. Setting is used to specify one segment, with up to a maximum of 18 segments. Select lines for special V-sequence alternation mode for odd lines. Used to concatenate VPAT Groups A/B/C/D into unique merged patterns. Setting is used to specify one segment, with up to a maximum of 18 segments. Enable special V-pattern to be inserted into one repetition of a VPATA series. SPC_PAT_EN [0]: set to 1 to enable VPATB to be used as special pattern insertion. SPC_PAT_EN [1]: set to 1 to enable VPATC to be used as special pattern insertion. SPC_PAT_EN [2]: set to 1 to enable VPATD to be used as special pattern insertion.
Rev. 0 | Page 31 of 92
AD9992
HD V1 TO V8 USE V-PATTERN GROUP A V1
V8 V9, V10 USE V-PATTERN GROUP B V9
V10
Figure 35. Using Separate Group A and Group B Patterns
HD V-PATTERN GROUP A V1 V-PATTERN GROUP B V-PATTERN GROUP C V-PATTERN GROUP D
V24
Figure 36. Combining Multiple V-Patterns Using CONCAT_GRP = 1
HD V-PATTERN GROUP A V1 V-PATTERN GROUP B
V10
05891-038
GROUP A REP 1
GROUP A REP 2
GROUP A REP 3
Figure 37. Combining Group A and Group B Patterns with Repetition
Group A/Group B/Group C/Group D Selection
The AD9992 has the flexibility to use four different V-pattern groups in a vertical sequence. In general, the vertical outputs use the same V-pattern group during a particular sequence. It is possible to assign some of the outputs to a different V-pattern group, which can be useful in certain CCD readout modes. The GROUPSEL registers are used to select Group A, Group B, Group C, or Group D for each V-output. In general, only a single V-pattern group is needed for the vertical outputs; therefore, Group A should be selected for all outputs by default (GROUPSEL_0, GROUPSEL_1 = 0x00). In this configuration, all outputs use the V-pattern group specified by the VPATSELA register.
If additional flexibility is needed, some outputs can be set to Group B, Group C, or Group D in the GROUPSEL registers. In this case, those selected outputs use the V-pattern group specified by the VPATSELB, VPATSELC, or VPATSELD registers. Figure 35 shows an example where outputs V9 and V10 are using a separate V-Pattern Group B to perform special CCD timing. Another application of the Group A, Group B, Group C, and Group D registers is to combine up to four different V-pattern groups together for more complex patterns. This is accomplished by setting the CONCAT_GRP register (Address 0x00, Bits [13:10]) equal to 0x01. This setting combines the toggle positions from the V-pattern groups specified by registers VPATSELA, VPATSELB, VPATSELC, and VPATSELD for a
Rev. 0 | Page 32 of 92
05891-037
05891-036
AD9992
maximum of up to 16 toggle positions. Example timing for the CONCAT_GRP = 1 feature is shown in Figure 36. If only two groups are needed (up to eight toggle positions) for the specified timing, the VPATSELB, VPATSELC, and VPATSELD registers can be programmed to the same value. If only three groups are needed, VPATSELC and VPATSELD can be programmed to the same value. Following this approach conserves register memory if the four separate V-patterns are not needed. Note that when CONCAT_GRP is enabled, the Group A settings are used only for start position, polarity, length, and repetitions. All toggle positions for Group A, Group B, Group C, and Group D are combined together and applied using the settings in the VSTARTA, VPOL_A, VLENA, and VREPA registers. Table 14. VALTSEL Bit Settings for Even and Odd Lines
Parameter VALTSEL0_EVEN VALTSEL1_EVEN VALTSEL0_ODD VALTSEL1_ODD Resulting pattern for even lines Resulting pattern for odd lines VALTSEL BIT SETTINGS 0 0 1 1 0 1 0 1 0 0 1 1 0 1 0 1 A B C D A B C D
When the entire pattern is divided, program VALTSEL0 (even and odd) [17:0] and VALTSEL1 (even and odd) [17:0] so that the segments will be concatenated in the desired order. If separate odd and even lines are not required, set the odd and even registers to the same value. Figure 40 illustrates the process of using six vertical pattern segments that have been concatenated into a small, merged pattern. Program the register VREPA_1 to specify the number of segments that will be concatenated into each merged pattern. The maximum number of segments that can be concatenated to create a merged pattern is 18. Program VLENA, VLENB, VLENC, VLEND to be of equal length. Finally, program HBLK to generate the proper H-clock timing using the procedure for HBLK Mode 2 described in the HBLK Mode 2 Operation section. It is important to note that because the FREEZE/RESUME registers are used to specify the VALTSEL registers, the VALT_MAP register must be enabled when using the special VALT mode. Table 15. VALTSEL Register Locations1
Register Function When VSEQALT_EN = 1 VALTSEL0_EVEN [12:0] VALTSEL0_EVEN [17:13] VALTSEL1_EVEN [12:0] VALTSEL1_EVEN [17:13] VALTSEL0_ODD [12:0] VALTSEL0_ ODD [17:13] VALTSEL1_ ODD [12:0] VALTSEL1_ ODD [17:13]
1
Special Vertical Sequence Alternation (SVSA) Mode
The AD9992 has additional flexibility for combining four different V-pattern groups in a random sequence that can be programmed for specific CCD requirements. This mode of operation allows custom vertical sequences for CCDs that require more complex vertical timing patterns. For example, using the special vertical sequence alternation mode, it is possible to support random pattern concatenation, with additional support for odd/even line alternation. Figure 38 illustrates four common and repetitive vertical pattern segments, A through D, that are derived from the complete vertical pattern. Figure 39 illustrates how each group can be concatenated together in an arbitrary order. To enable the SVSA mode, write the VSEQALT_EN bit, Address 0x20 Bit [13], equal to 0x01. The location of the VALTSEL registers is shared with the VPAT registers for V24. When SVSA mode is enabled, the VALTSEL register function is selected. To create SVSA timing, divide the complete vertical timing pattern into four common and repetitive segments. Identify the related segments as VPATA, VPATB, VPATC, or VPATD. Up to four toggle positions for each segment can be programmed using the V-pattern registers. Table 14 shows how the segments are specified using a 2-bit representation. Each bit from VALTSEL0 and VALTSEL1 are combined to produce four values, corresponding to patterns A, B, C, and D.
Register Location VSEQ register FREEZE1 [12:0] VSEQ register RESUME1 [17:13] VSEQ register FREEZE2 [12:0] VSEQ register RESUME2 [17:13] VSEQ register FREEZE3 [12:0] VSEQ register RESUME3 [17:13] VSEQ register FREEZE4 [12:0] VSEQ register RESUME4 [17:13]
The VALT_MAP register must be set to 1 to enable the use of VALTSEL registers.
Rev. 0 | Page 33 of 92
AD9992
V-PATTERN A V1 V-PATTERN B V-PATTERN C V-PATTERN D
V2
V3
V23
VLENA
VLENB
VLENC
VLEND
05891-039
NOTES 1. EACH SEGMENT MUST BE THE SAME LENGTH. VLENA = VLENB = VLENC = VLEND.
Figure 38. Vertical Timing Divided Into Four Segments: VPATA, VPATB, VPATC, and VPATD
HD
COMBINED V-PATTERN
ABBDACC
A
BCBDABA
A
Figure 39. Concatenating Each VPAT Group in Arbitrary Order
HD
V1 TO V23
A
C
B
D
D
A
SEGMENT 1 V1
SEGMENT 2
SEGMENT 3
SEGMENT4
SEGMENT 5
SEGMENT 6
V2
V3
V23 VPATA VALTSEL0_EVEN VALTSEL1_EVEN 0 0 VPATC 0 1 VPATB 1 0 VPATD 1 1 VPATD 1 1 VPATA 0 0
05891-041
NOTES 1. SIX V-PATTERN SEGMENTS CONCATENATED INTO A MERGED PATTERN. 2. COMMON AND REPETITIVE VTP SEGMENTS DERIVED FROM THE COMPLETE VTP PATTERN. 3. VALTSEL REGISTERS SPECIFY SEGMENT ORDER TO CREATE THE CONCATENATED MERGED PATTERN.
Figure 40. Example of Special V-Sequence Alternation Mode Using VALTSEL Registers to Specify Segment Order
Rev. 0 | Page 34 of 92
05891-040
NOTES 1. ABLE TO CONCATENATE PATTERNS TOGETHER ARBITRARILY. 2. EACH PATTERN CAN HAVE UP TO FOUR TOGGLES PROGRAMMED. 3. MAY CONCATENATE UP TO 18 PATTERNS INTO A MERGED PATTERN. 4. ODD AND EVEN LINES CAN HAVE A DIFFERENT PATTERN CONCATENATION SPECIFIED BY VALTSEL EVEN AND ODD REGISTERS.
AD9992
Using the LASTREPLEN_EN
The LASTREPLEN_EN register (Address 0x00, Bits [19:16] in the sequence registers) is used to enable a separate pattern length to be used in the final repetition of several pulse repetitions. It is recommended that the LASTREPLEN_EN register bits be set high (enabled) and the LASTREPLEN_A, LASTREPLEN_B, LASTREPLEN_C, and LASTREPLEN_D registers be set to a value equal to the VLENA, VLENB, VLENC, and VLEND register values, respectively. odd and even lines. Only the number of repeats can be different in odd and even lines, while the V-pattern group remains the same. There are separate controls for the assigned Group A, Group B, Group C, and Group D patterns. All groups can support odd and even line alternation. Group A uses the VREPA_1 and VREPA_2 registers; Group B, Group C, and Group D use the corresponding VREP_ODD and VREP_EVEN registers. With the additional VREPA_3 and VREPA_4 registers, Group A can also support 3-line and 4-line alternation. As discussed in the Generating HBLK Line Alternation section, the HBLK signal can be alternated for odd and even lines. Figure 41 shows an example of V-pattern group repetition alternation and HBLK Mode 0 alternation used together.
Generating Line Alternation for V-Sequences and HBLK
During low resolution readout, some CCDs require a different number of vertical clocks on alternate lines. The AD9992 can support this by using the VREP registers. This allows a different number of V-pattern group repetitions to be programmed on
HD VREPA_1 = 2 (OR VREPB/C/D_EVEN = 2) V1 VREPA_2 = 5 (OR VREPB/C/D_ODD = 5) VREPA_1 = 2 (OR VREPB/C/D_EVEN = 2)
V2
V24
TOGE1 HBLK
TOGE2
TOGO1
TOGO2
TOGE1
TOGE2
Figure 41. Odd/Even Line Alternation of V-Pattern Group Repetitions and HBLK Toggle Positions
Rev. 0 | Page 35 of 92
05891-042
NOTES 1. THE NUMBER OF REPEATS FOR V-PATTERN GROUPS A/B/C/D CAN BE ALTERNATED ON ODD AND EVEN LINES. 2. GROUP A ALSO SUPPORTS 3- AND 4-LINE ALTERNATION USING THE ADDITIONAL VREPA_3 AND VREPA_4 REGISTERS. 3. THE HBLK TOGGLE POSITIONS CAN BE ALTERNATED BETWEEN ODD AND EVEN LINES TO GENERATE DIFFERENT HBLK PATTERNS.
AD9992
Vertical Masking Using FREEZE/RESUME Registers
As shown in Figure 42 and Figure 43, the FREEZE/RESUME registers are used to temporarily mask the V-outputs. The pixel locations to begin the masking (FREEZE) and end the masking (RESUME) create an area in which the vertical toggle positions are ignored. At the pixel location specified in the FREEZE register, the V-outputs are held static at their current dc state, high or low. The V-outputs are held until the pixel location specified by the RESUME register is reached, at which point the signals continue with any remaining toggle positions, if any exist. Four sets of FREEZE/RESUME registers are provided, allowing the vertical outputs to be interrupted up to four times in the same line. The FREEZE and RESUME Positions 1 to 4 are enabled independently and applied to all groups (Group A, Group B, Group C, and Group D) using the VMASK_EN register. Note that when masking is enabled, each group (Group A, Group B, Group C, and Group D) uses the same FREEZE/ RESUME positions. Note that the FREEZE/RESUME registers are also used as the VALTSEL0 and VALTSEL1 registers during special vertical alternation mode.
HD
NO MASKING AREA
V1
V24
Figure 42. No FREEZE/RESUME
HD
V-MASKING AREA FREEZE RESUME
V1
V24 NOTES 1. ALL TOGGLE POSITIONS WITHIN THE FREEZE/RESUME MASKING AREA ARE IGNORED. H-COUNTER CONTINUES TO COUNT DURING MASKING. 2. FOUR SEPARATE MASKING AREAS ARE AVAILABLE, USING FREEZE1/RESUME1, FREEZE2/RESUME2, FREEZE3/RESUME3, AND FREEZE4/RESUME4 REGISTERS.
Figure 43. Using FREEZE/RESUME
Rev. 0 | Page 36 of 92
05891-044
05891-043
AD9992
Hold Area Using FREEZE/RESUME Registers
The FREEZE/RESUME registers can also be used to create a hold area in which the V-outputs are temporarily held and later continued, starting at the point where they were held. As shown in Figure 44, this is different than the VMASK_EN register because the V-outputs continue from where they stopped rather than continuing from where they would have been. The hold area temporarily stops the pixel counter for the V-outputs, while the V-masking allows the counter to continue in the masking area.
HD FREEZE
HOLD AREA FOR GROUP A
RESUME
V1
V8
V9
V10 NOTES 1. WHEN HOLD = 1 FOR ANY V-SEQUENCE GROUP, THE FREEZE AND RESUME REGISTERS ARE USED TO SPECIFY THE HOLD AREA. 2. ABOVE EXAMPLE: V1 TO V10 ARE ASSIGNED TO GROUP A. HOLD BIT FOR GROUP A = 1. 3. H-COUNTER FOR GROUP A (V1 TO V10) STOPS DURING HOLD AREA.
Figure 44. Hold Area for Group A
Rev. 0 | Page 37 of 92
05891-045
AD9992
Special Pattern Insertion
Additional flexibility is available using the SPC_PAT_EN registers, which allows a Group B, C, or D pattern to be inserted into a series of Group A repetitions. This feature is useful when a different pattern is needed at the start, end, or middle of a sequence. Figure 45 shows an example of a sweep region using VPATA with multiple repetitions where a single repetition of VPATB has been added into the middle of the sequence. Figure 46 shows more detail on how to set the registers to achieve the desired timing. Note that VREPB is used to specify which repetition number has the special pattern inserted instead of VPATA. VPATB always has priority over VPATC or VPATD if more than one SPC_PAT_EN bit is enabled (SPC_PAT_EN [0] has priority).
VD
SCP1
SCP2
HD
LINE 0
LINE 1
LINE 2
LINE 24
LINE 25
V1 TO VN REGION 0 REGION 1: SWEEP REGION REGION 2
05891-046
PATTERN B INSERTED DURING PATTERN A REPETITIONS
Figure 45. Example of Special Pattern Insertion
HD REP 1 REP 2 REP 3 REP 4 REP 5 REP N
V1
V-PATTERN A REGISTER SETTINGS: SPC_PAT_EN[0] = 1 VREPA = N VREPB = 4
V-PATTERN B
V-PATTERN A
DESCRIPTION: V-PATTERN B IS USED AS SPECIAL PATTERN TOTAL NUMBER OF REPS USED FOR SEQUENCE (N REPS) REP 4 USES V-PATTERN B INSTEAD OF V-PATTERN A
05891-047
NOTES 1. VSTARTB MUST BE SET EQUAL TO VSTARTA.
Figure 46. Example of Special Pattern Insertion, Detail
Rev. 0 | Page 38 of 92
AD9992
Complete Field: Combining V-Sequences
After the V-sequences are created, they are combined to create different readout fields. A field consists of up to nine regions, and within each region, a different V-sequence can be selected. Figure 47 shows how the sequence change positions (SCP) designate the line boundary for each region and how the SEQ registers then select which V-sequence is used in each region. Registers to control the VSG outputs are also included in the field registers. Table 16 summarizes the registers used to create the different fields. The SEQ registers, one for each region, select which of the V-sequences are active in each region. The MULT_SWEEP registers, one for each region, are used to enable sweep mode and/or multiplier mode in any region. The SCP registers create the line boundaries for each region. The VDLEN register specifies the total number of lines in the field. The HDLEN registers specifies the total number of pixels per line, and the Table 16. Field Registers (CLPOB, PBLK Masking Shown in Table 9)
Register SEQx MULT_SWEEP Length 5b 2b Range 0 to 31 V-sequence no. 0 to 3 Description Selected V-sequence for each region in the field. Enables multiplier mode and/or sweep mode for each region. 0: multiplier off, sweep off. 1: multiplier off, sweep on. 2: multiplier on, sweep off. 3: multiplier on, sweep on. Sequence change position for each region. Total number of lines in each field. Length in pixels of the last HD line in each field. VSGPATSEL selects which V-pattern toggle positions are used. When set to 0, Toggle 1 and Toggle 2 are used. When set to 1, Toggle 3 and Toggle 4 are used. [0]: XV1 selection (0 = use TOG1, TOG2; 1 = use TOG3, TOG4). ... [23]: XV24 selection. Set high to mask each individual VSG output. [0]: XV1 mask. ... [23]: XV24 mask. Selects the line in the field where the VSG signals are active. Selects a second line in the field to repeat the VSG signals. If not used, set this equal to SGACTLINE1 or to the maximum value.
HDLASTLEN register specifies the number of pixels in the last line of the field. The VPATSECOND register is used to add a second V-pattern group to the V1 to V10 outputs in the vertical sensor gate (VSG) line. The SGMASK register is used to enable or disable each individual VSG output. There are two bits for each VSG output to enable separate masking in SGACTLINE1 and SGACTLINE2. Setting a masking bit high masks the output; setting it low enables the output. The VSGPATSEL register assigns one of the eight SG patterns to each VSG output. The individual SG patterns are created separately using the SG pattern registers. The SGACTLINE1 register specifies which line in the field contains the VSG outputs. The optional SGACTLINE2 register allows the same VSG pulses to be repeated on a different line. Separate masking is not available for SGACTLINE1 and SGACTLINE2.
SCP VDLEN HDLASTLEN VSGPATSEL
13b 13b 13b 24b
0 to 8191 line no. 0 to 8191 lines 0 to 8191 pixels High/low
SGMASK
24b
High/low, each VSG
SGACTLINE1 SGACTLINE2
13b 13b
0 to 8191 line no. 0 to 8191 line no.
Rev. 0 | Page 39 of 92
AD9992
SCP0 SCP1 SCP2 SCP3 SCP4 SCP5 SCP8
VD REGION 0 HD REGION 1 REGION 2 REGION 3 REGION 4 REGION 8
V1 TO VN
SEQ0
SEQ1 SGACTLINE1
SEQ2
SEQ3
SEQ4
SEQ8
VSG FIELD SETTINGS: 1. SEQUENCE CHANGE POSITIONS (SCP0 TO SCP8) DEFINE EACH OF THE NINE AVAILABLE REGIONS IN THE FIELD. 2. SEQ0 TO SEQ8 SELECT THE DESIRED V-SEQUENCE FOR EACH REGION. 3. SGACTLINE1 REGISTER SELECTS WHICH HD LINE IN THE FIELD CONTAINS THE SENSOR GATE PULSE(S).
Figure 47. Complete Field is Divided into Regions
VD
SCP1
SCP2
HD
LINE 0
LINE 1
LINE 2
LINE 24
LINE 25
V1 TO VN REGION 0 REGION 1: SWEEP REGION REGION 2
05891-049
Figure 48. Example of Sweep Region for High Speed Vertical Shift
Sweep Mode Operation
The AD9992 contains an additional mode of vertical timing operation called sweep mode. This mode is used to generate a large number of repetitive pulses that span across multiple HD lines. An example of where this mode is needed is at the start of the CCD readout operation. At the end of the image exposure before the image is transferred by the sensor gate pulses, the vertical interline CCD registers should be free of all charge. This can be accomplished by quickly shifting out any charge using a long series of pulses from the vertical outputs. Depending on the vertical resolution of the CCD, up to 3000 clock cycles might be needed to shift the charge out of each vertical CCD line. This operation spans across multiple HD line lengths. Normally, the AD9992 vertical timing must be contained within one HD line length, but when sweep mode is enabled, the HD boundaries are ignored until the region is finished. To enable sweep mode within any region, program the appropriate SWEEP register to high.
Figure 48 shows an example of the sweep mode operation. The number of vertical pulses needed depends on the vertical resolution of the CCD. The toggle positions for the V1 to V24 signals are generated using the V-pattern registers (shown in Table 12). A single pulse is created using the polarity and toggle position registers. The number of repetitions is then programmed to match the number of vertical shifts required by the CCD. Repetitions are programmed into the V-sequence registers (shown in Table 13) by using the VREP registers. This produces a pulse train of the appropriate length. Normally, the pulse train is truncated at the end of the HD line length, but when sweep mode is enabled for this region, the HD boundaries are ignored. In Figure 48, the sweep region occupies 23 HD lines. After the sweep mode region is complete, normal sequence operation resumes in the next region. When using sweep mode, be sure to set the region boundaries (using the sequence change positions) to the appropriate lines to prevent the sweep operation from overlapping the next V-sequence.
Rev. 0 | Page 40 of 92
05891-048
AD9992
Multiplier Mode
To generate very wide vertical timing pulses, a vertical region can be configured into a multiplier region. This mode uses the V-pattern registers in a slightly different manner. Multiplier mode can be used to support unusual CCD timing requirements, such as vertical pulses that are wider than the 13-bit V-pattern toggle position counter. In general, the 13-bit toggle position counter can be used with the sweep mode feature to support very wide pulses; however, multiplier mode can be used to generate even wider pulses. The start polarity and toggle positions are still used in the same manner as the standard V-pattern group programming, but VLEN is used differently. Instead of using the pixel counter (HD counter) to specify the toggle position locations (VTOG1, VTOG 2, VTOG 3, and VTOG 4) of the V-pattern group, the VLEN is multiplied with the VTOG position to allow very long pulses to be generated. To calculate the exact toggle position, which is counted in pixels after the start position, use the following equation: Because the VTOG register is multiplied by VLEN, the resolution of the toggle position placement is reduced. If VLEN = 4, the toggle position precision is reduced to 4-pixel increments instead of to single-pixel increments. Table 17 summarizes how the V-pattern group registers are used in multiplier mode operation. In multiplier mode, the VREP registers must always be programmed to the same value as the highest toggle position. Figure 49 illustrates this operation. The first toggle position is 2, and the second toggle position is 9. In nonmultiplier mode, this causes the V-sequence to toggle at Pixel 2 and then at Pixel 9 within a single HD line. However, in multiplier mode toggle positions are multiplied by the value of VLEN (in this case, 4); therefore, the first toggle occurs at Pixel 8, and the second toggle occurs at Pixel 36. Sweep mode has also been enabled to allow the toggle positions to cross the HD line boundaries.
Multiplier Mode Toggle Position = VTOG x VLEN
Table 17. Multiplier Mode Register Parameters
Register MULTI VPOL VTOG VLEN VREP Length 1b 1b 13b 13b 13b Range High/low High/low 0 to 8191 pixel location 0 to 8191 pixels 0 to 8191 pixel location Description High enables multiplier mode. Starting polarity of V1 to V10 signals in each V-pattern group. Toggle positions for V1 to V10 signals in each V-pattern group. Used as multiplier factor for toggle position counter. VREP_EVEN/VREP_ODD must be set to the same value as the highest VTOG value.
START POSITION OF VPAT GROUP IS STILL PROGRAMMED IN THE V-SEQUENCE REGISTERS
HD 3 VLEN 1 2 3 4 1 2 3 4 1 2 3 4 1 2 3 5 5
4
1
2
3
4
1
2
3
4
1
2
3
4
1
2
3
4
1
2
3
4
1
2
3
4
PIXEL NUMBER
1
2
3
4
5
6
7
8 4
9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 4
V1 TO V10 1 2 2
MULTIPLIER MODE V-PATTERN GROUP PROPERTIES: 1START POLARITY (STARTPOL = 0). 2FIRST, SECOND, AND THIRD TOGGLE POSITIONS (VTOG1 = 2, VTOG2 = 9). 3LENGTH OF VPAT COUNTER (VLEN = 4); THIS IS THE MINIMUM RESOLUTION FOR TOGGLE POSITION CHANGES. 4TOGGLE POSITIONS OCCUR AT LOCATION EQUAL TO (VTOG x VLEN). 5IF SWEEP REGION IS ENABLED, THE V-PULSES MAY ALSO CROSS THE HD BOUNDRIES, AS SHOWN ABOVE.
Figure 49. Example of Multiplier Region for Wide Vertical Pulse Timing
Rev. 0 | Page 41 of 92
05891-050
AD9992
Vertical Sensor Gate (Shift Gate) Patterns
In an interline CCD, the vertical sensor gate (VSG) pulses are used to transfer the pixel charges from the light-sensitive image area into light-shielded vertical registers. From the lightshielded vertical registers, the image is clocked out line-by-line using the vertical transfer pulses (XV signals) in conjunction with the high speed horizontal clocks. The AD9992 has 24 vertical signals, and each signal can be assigned as a VSG pulse instead of an XV pulse. Table 18 summarizes the VSG control registers, which are mostly located in the field registers space (see Table 16). The VSGSELECT register (Address 0x1C in the fixed address space) determines which vertical outputs are assigned as VSG pulses. When a signal is selected to be a VSG pulse, only the starting polarity and two of the V-pattern toggle positions are used. The VSGPATSEL register in the sequence registers is used to assign either TOG1 and TOG2 or TOG3 and TOG4 to the VSG signal. Table 18. VSG Control Registers (also see Field Registers in Table 16)
Register VSGSELECT (Located in Fixed Address Space, 0x1C) Length 24b Range High/low Description Selection of VSG signals from XV signals. Set to 1 to make signal a VSG. [0]: XV1 selection (0 = XV pulse; 1 = VSG pulse). [1]: XV2 selection. ... [23]: XV24 selection. When VSG signal is selected using the VSGSELECT register, VSGPATSEL selects which V-pattern toggle positions are used. When set to 0, Toggle 1 and Toggle 2 are used. When set to 1, Toggle 3 and Toggle 4 are used. [0]: XV1 selection (0 = use TOG1, TOG2; 1 = use TOG3, TOG4). [1]: XV2 selection. ... [23]: XV24 selection. Set high to mask each individual VSG output. [0]: XV1 mask. ... [23]: XV24 mask. Selects the line in the field where the VSG signals are active. Selects a second line in the field to repeat the VSG signals. If not used, set this equal to SGACTLINE1 or to the maximum value.
Note that only two of the four V-pattern toggle positions are available when a vertical signal is selected to be a VSG pulse. The SGACTLINE1 and SGACTLINE2 registers are used to select which line in the field is the VSG line. The VSG active line location is used to reference when the substrate clocking (SUBCK) signal begins to operate in each field. For more information, see the Substrate Clock Operation (SUBCK) section. Also located in the field registers, the SGMASK register selects which individual VSG pulses are active in a given field. Therefore, all SG patterns to be preprogrammed into the V-pattern registers and the appropriate pulses for the different fields can be enabled separately.
VSGPATSEL
24b
High/low
SGMASK
24b
High/low, each VSG
SGACTLINE1 SGACTLINE2
13b 13b
0 to 8191 line no. 0 to 8191 line no.
VD 4
HD
1 VSG PATTERN
2
3 PROGRAMMABLE SETTINGS FOR EACH PATTERN: 1START POLARITY OF PULSE (FROM VPOL IN SEQUENCE REGISTERS). 2FIRST TOGGLE POSITION (FROM V-PATTERN REGISTERS). 3SECOND TOGGLE POSITION (FROM V-PATTERN REGISTERS). 4ACTIVE LINE FOR VSG PULSES WITHIN THE FIELD (FROM FIELD REGISTERS).
Figure 50. Vertical Sensor Gate Pulse Placement
Rev. 0 | Page 42 of 92
05891-051
AD9992
MODE Registers
The MODE registers are used to select the field timing of the AD9992. Typically, all of the field, V-sequence, and V-pattern information is programmed into the AD9992 at startup. During operation, the MODE registers allow the user to select any combination of field timing to meet the requirements of the system. The advantage of using the MODE registers in conjunction with preprogrammed timing is that it greatly reduces the system programming requirements during camera operation. Only a few register writes are required when the camera operating mode is changed, rather than having to program all of the vertical timing information with each camera mode change. A basic still camera application can require six fields of vertical timing--one for draft mode operation, one for autofocusing, and four for still image readout. All of the register timing information for the six fields is loaded at startup. Then, during camera operation, the MODE registers select which field timing is active, depending on how the camera is being used. Table 19 shows how the MODE registers are used. The MODE register (Address 0x2A) specifies how many total fields are used. Any value from 1 to 7 can be selected using these three bits. The other two registers (0x2B and 0x2C) are used to select Table 19. MODE Registers--VD Updated
Address 2A 2B Name MODE FIELD0 FIELD1 FIELD2 FIELD3 FIELD4 FIELD5 FIELD6 Length 3b 5b 5b 5b 5b 5b 5b 5b Description Total number of fields to cycle through. Set from 1 to 7. Selected FIELD (from FIELD registers in configurable memory) for the first field to cycle through. Selected FIELD (from FIELD registers in configurable memory) for the second field to cycle through. Selected FIELD (from FIELD registers in configurable memory) for the third field to cycle through. Selected FIELD (from FIELD registers in configurable memory) for the fourth field to cycle through. Selected FIELD (from FIELD registers in configurable memory) for the fifth field to cycle through. Selected FIELD (from FIELD registers in configurable memory) for the sixth field to cycle through. Selected FIELD (from FIELD registers in configurable memory) for the seventh field to cycle through.
which of the programmed fields are used and in which order. Up to seven fields can be used in a single MODE write. The AD9992 starts with the field timing specified by FIELD0, and on the next VD, switches to the timing specified by FIELD1, and so on. After completing the total number of fields specified by MODE, the AD9992 repeats by starting at the first field. This continues until a new write to the MODE register occurs. Figure 53 shows example MODE register settings for different field configurations. Note that only a write to Address 0x2C properly resets the field counter. Therefore, when changing the values in any of the mode registers, it is recommended that all three registers are updated together in the same field (VD period).
Caution
The MODE registers are SCK updated by default. If they are configured as VD-updated registers by writing Address 0xB4 = 0x03FF and Address 0xB5 = 0xFC00, the new MODE information is updated on the second VD falling edge after the write occurs, rather than on the first VD falling edge. See Figure 52 for an example.
2C
Rev. 0 | Page 43 of 92
AD9992
VD MODE WRITE REGISTER WRITE A B MODE UPDATE
MODE FIELD NUMBER
4 (DRAFT)
4 (DRAFT)
0 (STILL 1ST FIELD)
1 (STILL 2ND FIELD)
2
EXAMPLE MODE REGISTER CHANGE: REGISTER WRITE A--WRITE TO MODE REGISTERS 0x2A, 0x2B, 0x2C TO SPECIFY CHANGE FROM DRAFT MODE (FIELD4) TO STILL MODE (FIELD0/1/2/3). REGISTER WRITE B--WRITE TO VGA GAIN OR ANY NEW REGISTER VALUES NEEDED FOR STILL FRAME OPERATION, SUCH AS NEW FIELD INFORMATION.
05891-053
NOTES 1. NEW MODE INFORMATION IS UPDATED AT SECOND VD FALLING EDGE AFTER SERIAL WRITE A.
Figure 51. Update of MODE Register, SCK Updated (Default Setting)
VD MODE WRITE REGISTER WRITE A B MODE UPDATE
MODE FIELD NUMBER
4 (DRAFT)
4 (DRAFT)
0 (STILL 1ST FIELD)
1 (STILL 2ND FIELD)
2
EXAMPLE MODE REGISTER CHANGE: REGISTER WRITE A--WRITE TO MODE REGISTERS 0x2A, 0x2B, 0x2C TO SPECIFY CHANGE FROM DRAFT MODE (FIELD4) TO STILL MODE (FIELD0/1/2/3). REG. WRITE B--WRITE TO VGA GAIN OR ANY NEW REGISTER VALUES NEEDED FOR STILL FRAME OPERATION, SUCH AS NEW FIELD INFORMATION.
05891-053
NOTES 1. NEW MODE INFORMATION IS UPDATED AT SECOND VD FALLING EDGE AFTER SERIAL WRITE A.
Figure 52. Update of MODE Register if Changed to VD-Updated Register
EXAMPLE 1: TOTAL FIELDS = 3, FIRST FIELD = FIELD0, SECOND FIELD = FIELD1, THIRD FIELD = FIELD2 MODE SETTINGS: 0x2A = 0x3 0x2B = 0x820 0x2C = 0x0 FIELD0 FIELD1 FIELD2
EXAMPLE 2: TOTAL FIELDS = 1, FIRST FIELD = FIELD3 MODE SETTINGS: 0x2A = 0x1 0x2B = 0x3 0x2C = 0x0 FIELD3
EXAMPLE 3: TOTAL FIELDS = 4, FIRST FIELD = FIELD5, SECOND FIELD = FIELD1, THIRD FIELD = FIELD4, FOURTH FIELD = FIELD2 MODE SETTINGS: 0x2A = 0x4 0x2B = 0x11025 0x2C = 0x0 FIELD5 FIELD1 FIELD4 FIELD2
05891-054
Figure 53. Using the MODE Registers to Select Field Timing
Rev. 0 | Page 44 of 92
AD9992
VERTICAL TIMING EXAMPLE
To better understand how the AD9992 vertical timing generation is used, consider the example CCD timing chart in Figure 54. This example illustrates a CCD using a general 3-field readout technique. As described in the previous field section, each readout field must be divided into separate regions to perform each step of the readout. The sequence change positions (SCP) determine the line boundaries for each region, and the SEQx registers assign a particular V-sequence to each region. The V-sequences contain the specific timing information required in each region: V1 to V6 pulses (using Vpattern groups), HBLK/CLPOB timing, and VSG patterns for the SG active lines. This timing example requires four regions for each of the three fields, labeled Region 0, Region 1, Region 2, and Region 3. Because the AD9992 allows many individual fields to be programmed, FIELD0, FIELD1, and FIELD2 can be used to meet the requirements of this timing example. The four regions for each field are very similar in this example, but the individual registers for each field allow flexibility to accommodate other timing charts. Region 0 is a high speed, vertical shift region. Sweep mode can be used to generate this timing operation with the desired number of high speed vertical pulses needed to clear any charge from the CCD's vertical registers. Region 1 consists of only two lines and uses standard singleline, vertical shift timing. The timing of this region area is the same as the timing in Region 3. Region 2 is the sensor gate line where the VSG pulses transfer the image into the vertical CCD registers. This region might require the use of the second V-pattern group for the SG active line. Region 3 also uses the standard single-line, vertical shift timing, the same timing as Region 1. Four regions are required in each of the three fields. The timing for Region 1 and Region 3 is essentially the same, reducing the complexity of the register programming. Other registers need to be used during the actual readout operation. These include the MODE registers, shutter control registers (PRIMARY_ACTION, SUBCK, GPO for MSHUT, and VSUB control) and AFE gain register.
Important Note Regarding Signal Polarities
When programming the AD9992 to generate the V1 to V24 and SUBCK signals, the external V-driver circuit usually inverts these signals. Carefully check the required timing signals needed at the input and the output of the V-driver circuit being used and adjust the polarities of the AD9992 outputs accordingly.
Rev. 0 | Page 45 of 92
AD9992
EXPOSURE (tEXP) THIRD FIELD READOUT
FIRST FIELD READOUT
SECOND FIELD READOUT
VD
HD
V1
V2
V3
V4
V5
V6
2 5 8 11 14 17 20
N-4 N-1
Figure 54. CCD Timing Example--Dividing Each Field into Regions
REGION 0 REGION 1 FIELD 0 REGION 2
REGION 3
N-5 N-2
REGION 0 REGION 1
REGION 3 REGION 2 FIELD 1
REGION 0 REGION 1
REGION 3 REGION 2 FIELD 2
05891-055
N-3 N
CCD OUT
1 4 7 10 13 16
3 6 9 12 15 18 21
Rev. 0 | Page 46 of 92
SUBCK
MSHUT OPEN
OPEN
CLOSED
VSUB
AD9992
SHUTTER TIMING CONTROL
The AD9992 supports the generation of electronic shuttering (SUBCK) and also features flexible general-purpose outputs (GPO) to control mechanical shuttering, CCD substrate bias switching, and strobe circuitry. In the following documentation, the terms sense gate (SG) and vertical sense gate (VSG) are used interchangeably.
SUBCK: Low Speed Operation
Normal and high precision shutter operations are used when the exposure time is less than 1 field. For exposure times greater than 1 field, the low speed (LS) shutter features can be used. The AD9992 includes a field counter (primary field counter) to regulate long exposure times. The primary field counter must be activated (Address 0x70) to serve as the trigger for the LS operation. The durations of the LS exposure and read are specified by the SGMASK_NUM and SUBCKMASK_NUM register (Address 0x74), respectively. As shown in Figure 57, this mode suppresses the SUBCK and VSG outputs for up to 8192 fields (VD periods). To activate an LS shutter operation, trigger the start of the exposure by writing to the PRIMARY_ACTION register bits according to the desired effect. When the primary counter is activated, the next VD period becomes the first active period of the exposure for which the VSG and SUBCK masks are applied. Optionally, if the SUBCKMASK_SKIP1 register is enabled, the AD9992 ignores the first VSG and SUBCK masks in the subsequent fields. This is generally desired so that the exposure time begins in the field after the exposure operation is initiated. Figure 57 shows operation with SUBCKMASK_SKIP1 = 1. If the PRIMARY_ACTION register is used while the SUBCKMASK_NUM and SGMASK_NUM registers are set to 0, the behavior of the SUBCK and VSG signals are not different from the normal shutter or high precision shutter operations. Therefore, the primary field counter can be used for other tasks (described in the General-Purpose Outputs (GPOS) section) without disrupting the normal activity. In addition, there exists a secondary field counter that has no effect on the SUBCK and VSG signals. These counters are described in detail in the Field Counters section.
SUBSTRATE CLOCK OPERATION (SUBCK)
The CCD image exposure time is controlled by the substrate clock signal (SUBCK), which pulses the CCD substrate to clear out accumulated charge. The AD9992 supports three types of electronic shuttering: normal, high precision, and low speed. Along with the SUBCK pulse placement, the AD9992 can accommodate different readout configurations to further suppress the SUBCK pulses during multiple field readouts. The SUBCK signal is a programmable string of pulses, each occupying a line following the primary sense gate active line, SGACTLINE1 (registers are shown in Table 20). The SUBCK signal has programmable pulse width, line placement, and number of pulses to accurately control the exposure time.
SUBCK: Normal Operation
By default, the AD9992 operates in the normal SUBCK configuration, in which the SUBCK signal is pulsing in every VD field (see Figure 55). The SUBCK pulse occurs once per line, and the total number of repetitions within the field determines the length of the exposure time. The SUBCK pulse polarity and toggle positions within a line are programmable using the SUBCK_POL and SUBCK_TOG1 registers (see Table 20). The number of SUBCK pulses per field is programmed in the SUBCKNUM register (Address 0x75). As shown in Figure 55, the SUBCK pulses always begin in the line following the SG-active line, which is specified in the SGACTLINE registers for each field. The SUBCK_POL, SUBCK_TOG1, SUBCK_TOG2, SUBCKNUM, and SUBCKSTARTLINE registers are updated at the start of the line after the sensor gate line, as described in the Updating New Register Values section.
SUBCK Start Line
By default, the SUBCK pulses begin in the line following SGACTLINE1. For applications where the SUBCK pulse should be suppressed for one or more lines following the VSG line, the SUBCKSTARTLINE register can be programmed. This register setting delays the start of the SUBCK pulses until the specified number of lines following SGACTLINE1.
SUBCK: High Precision Operation
High precision shuttering is used in the same manner as normal shuttering but uses an additional register to control the last SUBCK pulse. In this mode, the SUBCK still pulses once per line, but the last SUBCK in the field has an additional SUBCK pulse, whose location is determined by the SUBCKHP_TOG registers, as shown in Figure 56. Finer resolution of the exposure time is possible using this mode. Leaving the SUBCKHP_TOG registers set to its maximum value (0xFFFFFF) disables the last SUBCK pulse (default setting).
Caution
A value of 1 should not be used in the SUBCKSTARTLINE register. A value of 0 is used to specify the SUBCK pulses to begin in the next line after the SG line. A value of 2 is used to specify the SUBCK pulses to begin two lines after the SG line, and so on.
Rev. 0 | Page 47 of 92
AD9992
Read After Exposure
To read the CCD data after exposure, the SG should resume normal activity while the SUBCK remains null. By default, the AD9992 generates the VSG pulses in every field. When only a single exposure and a single frame read is desired, such as is the case in the preview mode, the VSG and SUBCK pulses can operate in every field. Other applications require that a greater number of frames are read, in which case SUBCK must be masked until the readout is finished. The SUBCKMASK_NUM register specifies the total number of fields (exposure and read) to mask SUBCK. A 2-field CCD frame read mode typically requires two additional fields of SUBCK masking (SUBCKMASK_NUM = 2). A 3-field, 6-phase CCD requires three additional fields of SUBCK masking after the read begins (SUBCKMASK_NUM = 3). Note that the SUBCKMASK_SKIP1 register setting allows SUBCK pulses at the beginning of the field of exposure.
Table 20. SUBCK and Exposure/Read Register Parameters
Register SGMASK_NUM SUBCKMASK_NUM SUBCKMASK_SKIP1 SUBCKSTARTLINE 1 SUBCKNUM1 SG_SUPPRESS1 SUBCK_TOG1 SUBCK_TOG2 SUBCK_POL SUBCKHP_TOG1 SUBCKHP_TOG2
1
Length 13b 13b 1b 13b 13b 1b 13b 13b 1b 13b 13b
Range 0 to 8191 no. of fields 0 to 8191 no. of fields On/off 0, 2 to 8191 line location 1 to 8191 no. of pulses On/off 0 to 8191 pixel locations 0 to 8191 pixel locations Low/high 0 to 8191 pixel locations 0 to 8191 pixel locations
Description Exposure duration (number of fields to suppress VSG) for LS operation. Exposure plus readout duration (number of fields to suppress SUBCK) for LS. Suppress SG/SUBCK masks for one field (default = 0). Typically set to 1. Line location to start the SUBCK pulses, relative to SGLINE location. A value of 1 is invalid. See the SUBCK Start Line section. Total number of SUBCKs per field, at 1 pulse per line. Must be Register is not VD updated but is updated at the start of the line after the sensor gate line.
Rev. 0 | Page 48 of 92
AD9992
VD
HD
VSG
tEXP
SUBCK
tEXP
Figure 55. Normal SUBCK Operation
VD
HD
VSG
tEXP
tEXP
SUBCK
05891-057 05891-058
NOTES 1. SECOND SUBCK PULSE IS ADDED IN THE LAST SUBCK LINE. 2. LOCATION OF SECOND PULSE IS FULLY PROGRAMMABLE USING THE SUBCKHP TOGGLE POSITION REGISTERS.
Figure 56. High Precision SUBCK Operation
TRIGGER EXPOSURE (0x70)
VD
VSG
tEXP
SUBCK
NOTES 1. SUBCK CAN BE SUPPRESSED FOR MULTIPLE FIELDS BY PROGRAMMING THE EXPOSURE REGISTER TO BE GREATER THAN 0. 2. ABOVE EXAMPLE USES EXPOSURE = 1. 3. TRIGGER REGISTER MUST ALSO BE USED TO START THE LOW SPEED EXPOSURE. 4. VD/HD OUTPUTS CAN ALSO BE SUPPRESSED USING THE VDHDOFF REGISTER = 1.
Figure 57. Low Speed SUBCK Operation
Rev. 0 | Page 49 of 92
05891-056
SUBCK PROGRAMMABLE SETTINGS: 1. PULSE POLARITY USING THE SUBCK_POL REGISTER. 2. NUMBER OF PULSES WITHIN THE FIELD USING THE SUBCKNUM REGISTER (SUBCKNUM = 3 IN THE ABOVE EXAMPLE). 3. PIXEL LOCATION OF PULSE WITHIN THE LINE AND PULSE WIDTH PROGRAMMED USING THE SUBCK1 TOGGLE POSITION REGISTERS.
AD9992
FIELD COUNTERS
The AD9992 contains three field counters (primary, secondary, and mode). When these counters are active, they increment with each VD cycle. The mode counter is the field counter used with the mode register to control the vertical timing signals, which was discussed in the MODE Registers section. The primary and secondary counters are more flexible and are generally used for shuttering signal applications. Both the primary and secondary counters have several modes of operation that are dictated by Address 0x70, including
* * * *
ShotDelay with RapidShot Manual exposure Manual readout Force to idle
* * *
Normal (single count) RapidShot (repeating count) ShotDelay (delayed count)
The primary counter regulates the expose and read actions by regulating the SUBCK and VSG signals. In addition, if the RapidShot feature is used with the primary counter, the SUBCK and VSG masking automatically repeats as necessary for multiple expose/read cycles. The secondary counter has no effect on the SUBCK or VSG signal. Both counters can be used to regulate the general-purpose signals described in the General-Purpose Outputs (GPOS) section.
Table 21. Primary/Secondary Field Counter Registers (Address 0x70, Address 0x71, and Address 0x72)
Register PRIMARY_ACTION SECOND_ACTION Length 3b 3b Description 0: idle, no counter action. GPO signals can still be controlled using polarity or GP_PROTOCOL = 1. 1: activate counter. Single cycle of counter from 1 to counter maximum value, and then returns to idle state. 2: RapidShot. After reaching maximum counter value, counter wraps and repeats until reset. 3: ShotTimer. Active single cycle of counter after added delay of N fields (use the corresponding DELAY register). 4: ShotTimer with RapidShot. Same as 2, with added delay of N fields between each repetition. 5: manual exposure. Primary counter stays in exposure until manual readout or reset to idle. This mode keeps the SUBCK and VSG pulses masked indefinitely. 6: manual readout. Primary counter switches to readout (VSG pulses becomes active). 7: force to idle. Primary counter maximum value. Secondary counter maximum value. Mask VD/HD during counter operation. ShotTimer. Number of fields to delay before the next primary count (exposure) starts. If using ShotTimer with RapidShot, delay value is used between each repeat. When using ShotTimer with RapidShot, use primary delay value only before first count (exposure). ShotTimer. Number of fields to delay before the next secondary count starts. If using ShotTimer with RapidShot, delay value is used between each repeat. When using ShotTimer with RapidShot, use secondary delay value only before first count.
PRIMARY_MAX SECOND_MAX VDHD_MASK PRIMARY_DELAY PRIMARY_SKIP SECOND_DELAY SECOND_SKIP
13b 12b 3b 13b 1b 13b 1b
Rev. 0 | Page 50 of 92
AD9992
GENERAL-PURPOSE OUTPUTS (GPOS)
The AD9992 provides programmable outputs to control a mechanical shutter, strobe/flash, the CCD bias select signal, or any other external component with general-purpose (GP) signals. Eight GP signals, with up to four toggles each, are available that can be programmed and assigned to special GPO pins. These pins are bidirectional and allow visibility (as an output) and external control (as an input) of HBLK, PBLK, CLPOB, and OUTCONTROL. The registers introduced in this section are described in Table 22. For Protocol 1 (no counter association), skip Steps 3 and 4. With these four steps, the GP signals can be programmed to accomplish many common tasks. Careful protocol selection and application of the field counters yields efficient results to allow the GP signals smooth integration with concurrent operations. Note that the SUBCK and VSG masks are linked to the primary counter; however, if their parameters are 0, the GPO can use the primary counter without expose/read activity. The secondary counter is independent and can be used simultaneously with the primary counter. Some applications may require the use of both primary and secondary field counters with different GPO protocols, start times, and durations. Such operations are easily handled by the AD9992. Several simple examples of GPO applications using only one GPO and one field counter follow. These examples can be used as building blocks for more complex GPO activity. In addition, specific GPO signals can be passed through a 4-input LUT to realize combinational logic between them. For example, GP1 and GP2 can be sent through an XOR look-up table, and the result can be delivered on GP1, GP2, or both. Also, either GP1 or GP2 can deliver their original toggles.
GP Toggles
When configured as an output, each GPO1 to GPO8 output can deliver a signal that is the result of programmable toggle positions. The GP signals are independent and can be linked to either a specific VD period or over a range of VD periods via the primary or secondary field counters through the GP protocol register (Address 0x73). As a result of their associations with the field counters, the GP toggles inherit the characteristics of the field counters, such as RapidShot and ShotDelay. To use the GP toggles 1. 2. 3. 4. Program the toggle positions (Address 0x7A to Address 0xA9). Program the protocol (Address 0x73). Program the counter parameters (Address 0x71 to Address 0x72). Activate the counter (Address 0x70).
Table 22. GPO Registers
Register GP1_PROTOCOL GP2_PROTOCOL GP3_PROTOCOL GP4_PROTOCOL GP5_PROTOCOL GP6_PROTOCOL GP7_PROTOCOL GP8_PROTOCOL MANUAL_TRIG GP<1:8>_POL SEL_GP<1:8> Length 3b 3b 3b 3b 3b 3b 3b 8b 8b 8b 8b Range 0 to 7 0 to 7 0 to 7 0 to 7 0 to 7 0 to 7 0 to 7 0 to 7 Off/on Low/high Off/on Description 0: idle. 1: no counter association, use MANUAL_TRIG bits to enable each GP signal. 2: link to primary counter. 3: link to secondary counter. 4: link to mode counter (from vertical timing generation). 5: primary repeat (allows GP signals to repeat with RapidShot). 6: secondary repeat (allows GP signals to repeat with RapidShot). 7: keep on. Manual trigger for each GP signal, for use with Protocol 1. Starting polarity for GP signals, only updated during PROTOCOL = 0. 1: select GP toggles visible at GPO1 to GPO8 when output is enabled (default); 0: select vertical signals visible at GPO4 to GPO8 when output is enabled. GPO4: SUBCK. GPO5: XV21. GPO6: XV22. GPO7: XV23. GPO8: XV24. 1: enable GPO1 to GPO8 outputs (one bit per output); 0: disable GPO1 to GPO8 outputs, pins will be high-Z state (default). Send GP signals through a programmable look-up table (LUT). Desired logic to be realized on GP1 combined with GP2. Desired logic to be realized on GP3 combined with GP4.
GPO_OUTPUT_EN GP*_USE_LUT LUT_FOR_GP12 LUT_FOR_GP34
8b 8b 4b 4b
Off/on Off/on Logic setting Logic setting
Rev. 0 | Page 51 of 92
AD9992
Register LUT_FOR_GP56 LUT_FOR_GP78 Length 4b 4b Range Logic setting Logic setting Description Desired logic to be realized on GP5 combined with GP6. Desired logic to be realized on GP7 combined with GP8. Example logic settings for LUT_FOR_GPxy: 0x6 = GPy XOR GPx (see Figure 63). 0x7 = GPy NAND GPx. 0x8 = GPy AND GPx. 0xE = GPy OR GPx. Field of activity, relative to primary and secondary counter for corresponding toggle. Line of activity for corresponding toggle. Pixel of activity for corresponding toggle. When set to 1, internal signals are viewable on GPO5 to GPO8. GPO5: OUTCONTROL. GPO6: HBLK. GPO7: CLPOB. GPO8: PBLK.
GP*_TOG*_FD GP*_TOG*_LN GP*_TOG*_PX GPO_INT_EN
13b 13b 13b 1b
0 to 8191 field 0 to 8191 line 0 to 8191 pixel Off/on
Rev. 0 | Page 52 of 92
AD9992
Single-Field Toggles
Single-field toggles occur in the next field only. There can be up to four toggles in the field. The mode is set with GP_PROTOCOL equal to 1, and then the toggles are triggered in the next field by writing to the MANUAL_TRIG register (0x70 [13:6]). In this mode, the field toggle settings must be set to a value of 1. Two consecutive fields do not have activity. If toggles are required to repeat in the next field, the MANUAL_TRIG register can be written to in consecutive fields.
Scheduled Toggles
Scheduled toggles are programmed to occur during any upcoming field. For example, there can be one toggle in Field 1, two toggles in Field 3, and a last toggle in Field 4. The mode is set with GP_PROTOCOL = 2 or GP_PROTOCOL = 3. Mode 2 tells the GPO to obey the primary field counter, and Mode 3 tells the GPO to obey the secondary field counter.
Preparation
The GP toggle positions can be programmed any time prior to use. For example, 0x7A 0x7B 0x7C 0x00C4002 0x0004000 0x00000B3
Preparation
The GP toggle positions can be programmed any time prior to use. For example, 0x7A 0x7B 0x7C 0x7D 0x7E 0x7F 0x000A001 0x0002000 0x000000F 0x00C4002 0x0004000 0x00000B3
Details
A) Field 0: 0x70 0x73 0x0000008 0x0000003
Details
A) Field 0: B) Field 1: 0x70 0x73 0x73 0x0000040 0x0000001 0x0000000
VD
1
2
REGISTER WRITE
A
GP1_PROTOCOL 0
3
SECONDARY 0 (IDLE) COUNT
1
2
0
VD
1
GPO1
REGISTER WRITE
A
B
05891-060
GP1_PROTOCOL 0
1
0
CAUTION! THE PRIMARY COUNTER REGULATES THE SUBCK AND VSG ACTIVITY. LINK A GPO TO THE PRIMARY COUNTER ONLY IF IT IS TO HAPPEN DURING EXPOSURE/READ.
Figure 59. Scheduled Toggles Using GP_PROTOCOL = 3
GPO1 NOTES 1. THE FIELD TOGGLE POSITION MUST BE SET TO 1 WHEN GP PROTOCOL IS 1. CAUTION! THE GP_PROTOCOL MUST BE RESET BEFORE USING AGAIN.
Figure 58. Single-Field Toggles Using GP_PROTOCOL = 1
Rev. 0 | Page 53 of 92
05891-059
AD9992
RapidShot Sequences
RapidShot technology provides continuous repetition of scheduled toggles.
ShotDelay Sequences
ShotDelay technology provides internal delay of scheduled toggles. The delay is in terms of fields.
Preparation
The GP toggle positions can be programmed any time prior to use. For example, 0x71 0x7A 0x7B 0x7C 0x7D 0x7E 0x7F 0x73 0x0004000 0x000A001 0x0002000 0x000000F 0x00C4002 0x0004000 0x00000B3 0x0000006
Preparation
The GP toggle positions can be programmed any time prior to use. For example, 0x71 0x72 0x7A 0x7B 0x7C 0x73 0x0004000 0x000C000 0x000A001 0x0002000 0x000000F 0x0000003
Details
A) Field 0: 0x70 0x0000018
Details
A) Field 0: B) Field 2: 0x70 0x70 0x0000010
VD
1
2
0x0000007
REGISTER WRITE A
VD
1
2
3
4
5
GP1_PROTOCOL 0
3
REGISTER WRITE
A
B
SECONDARY 0 (IDLE) COUNT
1
2
3
1
2
0
05891-063
GP1_PROTOCOL 0
6
GPO1
2 1 2 1 0
SECONDARY 0 (IDLE) COUNT
1
Figure 61. ShotDelay Toggle Operation Using GP_PROTOCOL = 3
GPO1
Figure 60. RapidShot Toggle Operation Using GP_PROTOCOL = 6
Rev. 0 | Page 54 of 92
05891-062
TERMINATED AT VD EDGE NOTES 1. THE GP PROTOCOLS ARE THE SAME AS THE SCHEDULED TOGGLES, EXCEPT THE TOGGLES CAN BE EXCLUDED FROM REPETITION BY CHOOSING GP PROTOCOL 2 OR 3. CAUTION! THE FIELD COUNTER MUST BE FORCED INTO IDLE STATE TO TERMINATE REPETITIONS.
AD9992
GP LOOK-UP TABLES (LUT)
The AD9992 is equipped with a look-up table for each pair of consecutive GP signals when configured as outputs. GP1 is always combined with GP2, GP3 is always combined with GP4, GP5 is always combined with GP6, and GP7 is always combined with GP8. The external GPO outputs from each pair can output the result of the LUT or the original GP internal signal.
GP1_USE_LUT GP1 0 GP1 LUT GP2 1 0
05891-064
Table 23. LUT Results Based on GP1, GP2 Values
GP2 0 0 1 1 GP1 0 1 0 1 LUT: XOR 0 1 1 0 LUT: NAND 1 1 1 0 LUT: AND 0 0 0 1 LUT: OR 0 1 1 1
LUT_FOR_GP12[11:8] = 0x06 GP2_USE_LUT = 1 GP1_USE_LUT = 0
GPO1
GP2 GPO2
1 GPO1 NOTES 1. LOGIC COMBINATION (XOR) OF PROGRAMMED TOGGLES GP1 AND GP2.
05891-065
GPO2
Figure 63. LUT Example for GP1 XOR GP2
GP2_USE_LUT
Field Counter and GPO Limitations
The following is a summary of the known limitations of the field counters and GPO signals that dictate usability.
Figure 62. Internal LUT for GP1 and GP2 Signals
Address 0x79 dictates the behavior of the LUT and which signals receive the result. Each 4-bit LUT_FOR_GPxy register can realize any logic combination of GPx and GPy. For example, Table 23 shows how the register values of LUT_FOR_GP12 [11:8] are determined. XOR, NAND, AND, and OR results are shown, but any 4-bit combination is possible. A simple example of XOR gating is shown in Figure 63.
* The field counter trigger (PRIMARY_ACTION and SECONDARY_ACTION registers, Address 0x70) is self-reset at the start of every VD period. Therefore, there must be one VD period between sequential programming to that address. * If GP*_PROTOCOL = 1, it must be manually reset to GP*_PROTOCOL = 0 one VD period before it can be used again. If manual toggles are desired in sequential fields, the MANUAL_TRIG register should be used in conjunction with GP*_PROTOCOL = 1.
Rev. 0 | Page 55 of 92
AD9992
COMPLETE EXPOSURE/READOUT OPERATION USING PRIMARY COUNTER AND GPO SIGNALS
Figure 64 demonstrates a typical expose/read cycle while exercising the GPO signals. Using a 3-field CCD with an exposure time that is greater than one field but less than two fields in duration, requires a total of five fields for the entire exposure/readout operation. Other exposure times and other CCD field configurations require modification of these example settings. Note that if the MODE registers are changed to be VD updated, as shown in the MODE Registers section and in Figure 52, the MODE update will be delayed by one additional field. This should be accounted for in selecting the number of fields to cycle and which VD location to write to the MODE registers. 1. The primary counter is used to control the masking of VSG and SUBCK during exposure/readout. The PRIMARY_MAX register should be set equal to the total number of fields used for exposure and readout. In this example, PRIMARY_MAX = 5. The SUBCK masking should not occur immediately at the next VD edge (Step 2), because this would define an exposure time that begins in the previous field. Write to the PRIMARY_DELAY register to delay the masking of VSG and SUBCK pulses in the first exposure field. In this example, MASKDELAY = 1. Write to the SUBCKMASK_NUM register (Address 0x74) to specify the number of fields to mask SUBCK while the CCD data is read. In this example, SUBCKMASK_NUM = 4. Write to the SGMASK_NUM register (Address 0x74) to specify the number of fields to mask VSG outputs during exposure. In this example, SGMASK_NUM = 1. Write to the PRIMARY_ACTION register (Address 0x70) to trigger the GP1 (STROBE), GP2 (MSHUT), and GP3 (VSUB) signals and to start the expose/read operation. 2. 3. 4. 5. 6. 7. 8. 9. Write to the MODE registers to configure the next five fields. The first two fields during exposure are the same as the current draft mode fields, and the following three fields are the still-frame readout fields. The register settings for the draft mode field and the three readout fields are previously programmed. Note that if the MODE registers are changed to VD updated, only one field of exposure should be included (the second one) because the MODE settings will be delayed an extra field. VD/HD falling edge updates the serial writes from 1. GP3 (VSUB) output turns on at the field/line/pixel specified. VSUB Example 1 and Example 2 use GP3TOG1_FD = 1. GP1 (STROBE) output turns on and off at the location specified. GP2 (MSHUT) output turns off at the location specified. The next VD falling edge automatically starts the first read field. The next VD falling edge automatically starts the second read field. The next VD falling edge automatically starts the third read field. Write to the MODE register to reconfigure the single draft mode field timing. Note that if the MODE registers are changed to VD updated, this write should occur one field earlier.
10. VD/HD falling edge updates the serial writes from 9. VSG outputs return to draft mode timing. SUBCK output resumes operation. GP2 (MSHUT) output returns to the on position (active or open). GP3 (VSUB) output returns to the off position (inactive).
Rev. 0 | Page 56 of 92
SERIAL WRITES 1 9 0 (IDLE) 2 4 5 8 1 3 0
PRIMARY COUNT 2 6 7
0
10
VD STILL IMAGE READOUT
VSG 10 tEXP 4
SUBCK
STROBE (GPO1) 5 10
Figure 64. Complete Exposure/Readout Operation Using Primary Counter and GPO Signals
Rev. 0 | Page 57 of 92
OPEN CLOSED 3 EXAMPLE 1 EXAMPLE 2 DRAFT IMAGE DRAFT IMAGE STILL IMAGE FIRST FIELD STILL IMAGE SECOND FIELD
MSHUT (GPO2)
MECHANICAL SHUTTER
OPEN 10 STILL IMAGE THIRD FIELD
VSUB (GPO3)
DRAFT IMAGE
CCD OUT
05891-066
AD9992
AD9992
MANUAL SHUTTER OPERATION USING ENHANCED SYNC MODES
The AD9992 also supports an external signal to control exposure, using the SYNC input. Generally, the SYNC input is used as an asynchronous reset signal during master mode operation. When the enhanced SYNC mode is enabled, the SYNC input provides additional control of the exposure operation.
Shutter Operation in SLR Mode
Referring to Figure 70, 1. To turn on VSUB, write to the appropriate GP registers to trigger VSUB and start the manual exposure [PRIMARY_ACTION = 5]. This change takes effect after the next VD, and SUBCK is suppressed during the exposure and readout phases. To turn on MSHUT during the interval between the next VD and SYNC, write to the appropriate GP register. When MSHUT is in the on position, it has line and pixel control. This change takes effect on the SYNC falling edge since there is an internal VD. If the MODE register is programmed to cycle through multiple fields (5, 7, 3, 5, 7, 3, ..., in this example), the internal field designator increments. If the MODE register is not required to increment, set up the MODE register such that it outputs only one field. This prevents the MODE counter from incrementing during the SYNC interval. Write to the manual readout trigger to begin the manual readout [PRIMARY_ACTION = 6]. Write to the appropriate GP registers to trigger MSHUT to toggle low at the end of the exposure. This change takes effect on the SYNC rising edge during readout. Since VD register update is disabled, the trigger takes effect on the SYNC rising edge. The MSHUT falling edge is aligned to the SYNC rising edge. Because the MSHUT falling edge is aligned with VD, it may be necessary to insert a dummy VD to delay the readout.
Normal SYNC Mode (Mode 1)
By default, the SYNC input is used in master mode for synchronizing the internal counters of the AD9992 with external timing. The SYNC During Master Mode Operation section describes how horizontal, vertical, and field designator signals are reset by the rising edge of the SYNC pulse. Figure 65 also shows how this mode operates, highlighting the behavior of the mode field designator.
2.
3.
Enhanced SYNC Modes (Modes 2 and 3)
The enhanced SYNC modes can be used to accommodate unique synchronization requirements during exposure operations. In SYNC Mode 2, the V and VSG outputs are suspended and the VD output is masked. The V-outputs are held at the dc value established by the Sequence 0 start polarities. There is no SCP operation, but the H-counter is still enabled. Finally, the AFE sampling clocks, HD, H/RG, CLPOB, HBLK, are operational and use Sequence 0 behavior. See Figure 66 for more details. To enable the enhanced SYNC modes, set the register ENH_SYNC_EN (Address 0x13 Bit [3]) to 1. Mode 3 uses all of these features, but the V-outputs are continuous through the SYNC pulse interval. VD control pulses are masked during the SYNC interval, and the HD pulse can also be masked, if required. See Figure 67. It is important to note that in both of these enhanced modes, the SYNC pulse resets the counters at both the falling edge and the rising edge of the SYNC pulse.
4.
Note that since the internal exposure counter (PRIMARY counter) is not used during manual SYNC mode operation and the VD register update is disabled, control is lost on the fine placement of the GP signals for VSUB, MSHUT, and STROBE edges while SYNC is low.
New Serial Registers
SYNC Modes 2 and 3 are controlled using the registers listed in Table 24. Table 24. Registers for Enhanced SYNC Modes
Register ENH_SYNC_EN SYNC_MASK_V SYNC_MASK_VD SYNC_MASK_HD Length 1b 1b 1b 1b Description HI active to enable (default LO) HI active to enable masking (default LO) HI active to enable masking (default HI) HI active to enable masking (default HI)
Register Update and Field Designator
When using special SYNC Mode 2 or 3, the VD-updated registers, such as PRIMARY_ACTION, are not updated during the SYNC interval, and the SCP0 function is ignored and held at 0 (see Figure 68). When using either SYNC Mode 2 or 3, both the rising and falling edges increment the internal field designator; therefore, the new register data takes effect and VTP information is updated to new SEQ0 data. However, this does not occur if the MODE register is to create an output of one field. In that case, the region, sequence, and group information does not change (see Figure 69).
Note that registers for enhanced SYNC modes are located at Address 0x13 Bits [6:3].
Rev. 0 | Page 58 of 92
AD9992
SYNC
VD
FIELD DESIGNATOR
7
3 SUSPEND
5
HD
H1 TO H4, RG, XV1 TO XV24 VSG, SUBCK NOTES 1. THE SYNC RISING EDGE RESETS VD/HD AND COUNTERS TO 0. 2. SYNC POLARITY IS PROGRAMMABLE USING SYNCPOL REGISTER (ADDR 0x13). 3. DURING SYNC LOW, ALL INTERNAL COUNTERS ARE RESET AND VD/HD CAN BE SUSPENDED USING THE SYNCSUSPEND REGISTER (ADDR 0x13). 4. THE SYNC RISING EDGE CAUSES THE INTERNAL FIELD DESIGNATOR TO INCREMENT. 5. IF SYSCSUSPEND = 1, VERTICAL CLOCKS, H1 TO H4, AND RG ARE HELD AT THE SAME POLARITY SPECIFIED BY OUTCONTROL = LOW. 6. IF SYNCSUSPEND = 0, ALL CLOCK OUTPUTS CONTINUE TO OPERATE NORMALLY UNTIL SYNC RESET EDGE.
Figure 65. Default Mode 1
1 SYNC
2
3 VD VDLEN
HD
4 SCP
5 V1 TO V24
Figure 66. Enhanced SYNC Mode 2 with Vertical Signals Held at VTP Start Value
Rev. 0 | Page 59 of 92
05891-084
1FALLING EDGE RESYNCS THE CIRCUIT TO THE LINE/PIXEL NUMBER 0. VD AND HD INTERNALLY RESYNC. 2RISING EDGE RESETS COUNTERS. 3VD IS DISABLED DURING SYNC. THE REGISTER IS PROGRAMMABLE. 4SCP, HBLK, AND CLPOB ARE HELD AT SEQ0 VALUE. 5V1 TO V24 SIGNALS ARE HELD AT THE V-OUTPUT START POLARITY.
05891-083
AD9992
SYNC
1 VD VDLEN 2 HD
SCP
3 V1 TO V24
Figure 67. Enhanced SYNC Mode 3
SYNC
VD 1 1 1 1 1 1
1VD REGISTERS ARE UPDATED HERE.
05891-086
NOTES 1. VD-UPDATED REGISTERS (FOR EXAMPLE, PRIMARY_ACTION) ARE DISABLED DURING THE SYNC INTERVAL.
Figure 68. Register Update Behavior
SYNC
VD
FIELD DESIGNATOR
5
7
3
5
7
1FIELD
DESIGNATOR IS INCREMENTED ON BOTH SYNC EDGES.
Figure 69. Special SYNC Mode Effect on Field Designator
Rev. 0 | Page 60 of 92
05891-087
1
1
05891-085
1SYNC_MASK_VD IS A NEW REGISTER. HI WILL MASK VD. DEFAULT = HI. 2SYNC_MASK_HD IS A NEW REGISTER. HI WILL MASK HD. DEFAULT = LO. 3V-OUTPUT PULSES CONTINUE IN SEQUENCE.
AD9992
SYNC 1 2 4
VD 3
FIELD DESIGNATOR
3
5
7
3
5
7
3
5
7
V-OUTPUTS
MSHUT
VSUB
5
5
DRAFT
EXPOSURE
DUMMY FIELD
READOUT ODD
READOUT EVEN
DRAFT
1SEE THE SHUTTER OPERATION IN SLR MODE SECTION. 2SEE THE SHUTTER OPERATION IN SLR MODE SECTION. 3SEE THE SHUTTER OPERATION IN SLR MODE SECTION. 4SEE THE SHUTTER OPERATION IN SLR MODE SECTION. 5SUBCK OUTPUT IS SUPPRESSED DURING EXPOSURE AND
READOUT WHEN EXPOSURE TRIGGER IS USED.
Figure 70. Enhanced SYNC Mode--Manual Shutter Operation, SLR Mode
Rev. 0 | Page 61 of 92
05891-088
AD9992
ANALOG FRONT-END DESCRIPTION AND OPERATION
0.1F 0.1F REFB REFT DC RESTORE 1.2V SHP PBLK (WHEN DCBYP = 1) SHP SHD 0.1F CCDIN S11 CDS -3dB, 0dB, +3dB, +6dB VGA 12-BIT ADC OUTPUT DATA LATCH 0.4V 1.4V CLI INTERNAL VREF DOUTPHASE FIXED DELAY 1 0 DCLK MODE
AD9992
DCLK
6dB ~ 42dB
2V FULL SCALE
DCLKINV
12
DOUT
S21 PBLK CDS GAIN REGISTER VGA GAIN REGISTER DAC
OPTICAL BLACK CLAMP CLPOB PBLK DIGITAL FILTER BLANK TO ZERO OR CLAMP LEVEL CLAMP LEVEL REGISTER
DOUTPHASE SHP SHD
CLPOB
PBLK
CLI
PRECISION TIMING GENERATION
V-H TIMING GENERATION
VD HD
05891-067
1S1
IS NORMALLY CLOSED; S2 IS NORMALLY OPEN.
Figure 71. Analog Front-End Functional Block Diagram
The AD9992 signal processing chain is shown in Figure 71. Each processing step is essential for achieving a high quality image from the raw CCD pixel data.
Note that because the CDS input is shorted during PBLK, the CLPOB pulse should not be used during the same active time as the PBLK pulse.
DC Restore
To reduce the large dc offset of the CCD output signal, a dc restore circuit is used with an external 0.1 F series coupling capacitor. This restores the dc level of the CCD signal to approximately 1.2 V, making it compatible with the 1.8 V core supply voltage of the AD9992. The dc restore switch is active during the SHP sample pulse time. The dc restore circuit can be disabled when the optional PBLK signal is used to isolate large-signal swings from the CCD input (see Analog Preblanking). Bit [6] of AFE Register Address 0x00 controls whether the dc restore is active during the PBLK interval.
Correlated Double Sampler (CDS)
The CDS circuit samples each CCD pixel twice to extract the video information and to reject low frequency noise. The timing shown in Figure 18 illustrates how the two internally generated CDS clocks, SHP and SHD, are used to sample the reference level and data level of the CCD signal, respectively. The placement of the SHP and SHD sampling edges is determined by the setting of the SHPLOC and SHDLOC registers located at Address 0x37. Placement of these two clock signals is critical for achieving the best performance from the CCD. The CDS gain is variable in three steps by using the AFE Address 0x04: -3 dB, 0 dB (default), and +3 dB. Improved noise performance results from using the +3 dB setting, but the input range will be reduced (see Analog Specifications).
Analog Preblanking
During certain CCD blanking or substrate clocking intervals, the CCD input signal to the AD9992 can increase in amplitude beyond the recommended input range. The PBLK signal can be used to isolate the CDS input from large-signal swings. While PBLK is active (low), the CDS input is internally shorted to ground.
Rev. 0 | Page 62 of 92
AD9992
Variable Gain Amplifier
The VGA stage provides a gain range of approximately 6 dB to 42 dB, programmable with 10-bit resolution through the serial digital interface. A gain of 6 dB is needed to match a 1 V input signal with the ADC full-scale range of 2 V. When compared to 1 V full-scale systems, the equivalent gain range is 0 dB to 36 dB. The VGA gain curve follows a linear-in-dB characteristic. The exact VGA gain is calculated for any gain register value by
black clamping can be disabled using Bit D2 in the AFE Register Address 0x00. When the loop is disabled, the clamp level register can still be used to provide fixed offset adjustment. Note that if the CLPOB loop is disabled, higher VGA gain settings reduce the dynamic range because the uncorrected offset in the signal path is gained up. The CLPOB pulse should be aligned with the CCD's optical black pixels. It is recommended that the CLPOB pulse duration be at least 20 pixels wide. Shorter pulse widths can be used, but the ability for the loop to track low frequency variations in the black level will be reduced. See the Horizontal Clamping and Blanking section for timing examples.
Gain (dB) = (0.0358 x Code) + 5.75 dB where Code is the range of 0 to 1023.
42
36
Digital Data Outputs
The AD9992 digital output data is latched using the rising edge of the DOUTPHASE register value, as shown in Figure 71. Output data timing is shown in Figure 19 and Figure 20. It is also possible to leave the output latches transparent, so that the data outputs are valid immediately from the ADC. Programming the AFE Register Address 0x01, Bit D1, to 1 sets the output latches to transparent. The data outputs can also be disabled (three-stated) by setting the AFE Register Address 0x01, Bit D0, to 1.
0 127 255 383 511 639 767 VGA GAIN REGISTER CODE 895 1023
VGA GAIN (dB)
30
24
18
12
Figure 72. VGA Gain Curve
ADC
The AD9992 uses a high performance ADC architecture optimized for high speed and low power. Differential nonlinearity (DNL) performance is typically better than 0.5 LSB. The ADC uses a 2 V input range. See Figure 4 and Figure 6 for typical linearity and noise performance plots for the AD9992.
05891-068
6
The DCLK output can be used for external latching of the data outputs. By default, the DCLK output tracks the values of the DOUTPHASE registers. By changing the DCLKMODE register, the DCLK output can be held at a fixed phase, and the DOUTPHASE register values are ignored. The DCLK output can also be inverted with respect to DOUT, using the DCLKINV register bit. The switching of the data outputs can couple noise back into the analog signal path. To minimize switching noise, it is recommended that the DOUTPHASE registers be set to the same edge as the SHP sampling location, or up to 15 edges after the SHP sampling location. Other settings can produce good results, but experimentation is necessary. It is recommended that the DOUTPHASE location not occur between the SHD sampling location and 15 edges after the SHD location. For example, if SHDLOC = 0, DOUTPHASE should be set to an edge location of 16 or greater. If adjustable phase is not required for the data outputs, the output latch can be left transparent using Address 0x01, Bit D1. The data output coding is normally straight binary, but the coding can be changed to gray coding by setting the AFE Register Address 0x01, Bit D2, to 1.
Optical Black Clamp
The optical black clamp loop is used to remove residual offsets in the signal chain and to track low frequency variations in the CCD's black level. During the optical black (shielded) pixel interval on each line, the ADC output is compared with a fixed black level reference, selected by the user in the clamp level register. The value can be programmed between 0 LSB and 255 LSB in 1023 steps. The resulting error signal is filtered to reduce noise, and the correction value is applied to the ADC input through a DAC. Normally, the optical black clamp loop is turned on once per horizontal line, but this loop can be updated more slowly to suit a particular application. If external digital clamping is used during postprocessing, the AD9992 optical
Rev. 0 | Page 63 of 92
AD9992
POWER-UP SEQUENCE FOR MASTER MODE
When the AD9992 is powered up, the following sequence is recommended (refer to Figure 73 for each step). Note that a SYNC signal is required for master mode operation. If an external SYNC pulse is not available, it is possible to generate an internal SYNC event by writing to the SWSYNC register. 1. 2. 3. Turn on the power supplies for AD9992 and start the master clock, CLI. Reset the internal AD9992 registers by writing 1 to the SW_RST register (Address 0x10). By default, Vertical Outputs V1 to V24 are low. If necessary, write to the Standby3 output polarity (Address 0x26) to set different polarities for the vertical outputs in order to avoid damage to the V-driver and CCD. Write to Address 0x1C to configure each V-output as a vertical transfer clock (XV) or sensor pulse (VSG). Power-up the V-driver supplies, VH and VL, anytime after Step 3 is complete to set the proper polarities. Load the required registers to configure the necessary vertical timing, horizontal timing, high speed timing, and shutter timing. Set the recommended start-up Address 0xD8 to 0x888. 10. 8. 9. 7. 6. To place the part into normal power operation, write 0x04 to register 0x00. This sets the STANDBY register (AFE Register Address 0x00, Bits [1:0]) to normal operation and enables the OB clamp (AFE Register Address 0x00, Bit [2]). If the CLO output is being used to drive a crystal, also power up the CLO oscillator by writing 1 to Address 0x15. By default, the internal timing core is held in a reset state, with TGCORE_RSTB register = 0. Write 1 to the TGCORE_RSTB register (Address 0x14) to start the internal timing core operation. Note if a 2x clock is used for the CLI input, the CLIDIVIDE register (0x0D) should be set to 1 before resetting the timing core. Configure the AD9992 for master mode timing by writing 1 to the MASTER register (Address 0x20). Write 1 to the OUTCONTROL register (Address 0x11). This allows the outputs to become active after the next SYNC rising edge. Normally OUTCONTROL takes effect after the next VD edge; however, because the part is just being powered up, there is no VD edge until the rising edge of the SYNC signal. Generate a SYNC event. If SYNC is high at power-up, bring the SYNC input low for a minimum of 100 ns, and then bring SYNC high again. This causes the internal counters to reset and starts VD/HD operation. The first VD/HD edge allows VD-updated register updates to occur, including OUTCONTROL to enable all outputs. If a hardware SYNC is not available, the SWSYNC register (Address 0x13, Bit [14]) can be used to initiate a SYNC event.
4. 5.
Rev. 0 | Page 64 of 92
AD9992
VH SUPPLY FOR V-DRIVER
POWER 0V SUPPLIES
4
VL SUPPLY FOR V-DRIVER
CLI (INPUT) 2 SERIAL WRITES 10 SYNC (INPUT) HI-Z BY DEFAULT 1H 3 5 6 7 8 9
tSYNC
1V FIRST FIELD
VD (OUTPUT)
HD (OUTPUT)
HI-Z BY DEFAULT
V1 TO V24 SUBCK
LOW BY DEFAULT HI-Z BY DEFAULT H2, H4, H6, H8 H1, H3, H5, H7, RG CLOCKS ACTIVE WHEN OUTCONTROL REGISTER IS UPDATED AT VD/HD EDGE
05891-069
H-CLOCKS
Figure 73. Recommended Power-Up Sequence and Synchronization, Master Mode
Rev. 0 | Page 65 of 92
AD9992
Table 25. Power-Up Register Write Sequence
Address 0x10 0x26 0x20 to 0xFFF 0xD8 0x00 0x15 0x14 0x20 0x11 0x13 Data 0x01 Userdefined Userdefined 0x888 0x04 0x01 0x01 0x01 0x01 0x4XX1 Description Reset all registers to default values Standby3 vertical output polarities Horizontal, vertical, shutter timing
Power-Up and Synchronization in Slave Mode
The power-up procedure for slave mode operation is the same as the procedure for master mode operation with two exceptions: * * Eliminate Step 8. Do not write the part into master mode. No SYNC pulse is required in slave mode. Substitute Step 10 with starting the external VD and HD signals. This synchronizes the part, allows the register updates, and starts the timing operation.
Configure start-up register Power-up the AFE, enables OB clamp Starts CLO oscillator (if using crystal) Starts internal timing core Configure for master mode Enable all outputs after SYNC SWSYNC (if using software SYNC)
Using the SWSYNC Register
If an external SYNC pulse is not available, it is possible to generate an internal SYNC in the AD9992 by writing 1 to the SWSYNC register (Address 0x13, Bit [14]). If the software SYNC option is used, the SYNC input (Pin D3) should be low (VSS) during power-up. The SYNCENABLE register (Address 0x13, Bit [0]) should be set high.
When the AD9992 is used in slave mode, the VD/HD inputs are used to synchronize the internal counters. After a falling edge of VD, there is a latency of 36 master clock CLI edges after the falling edge of HD until the internal H-counter is reset. The reset operation is shown in Figure 75.
Additional Restrictions in Slave Mode
When operating in slave mode, the following restrictions should be noted: * The HD falling edge should be located in the same CLI clock cycle as the VD falling edge, or later than the VD falling edge. The HD falling edge should not be located within five cycles prior to the VD falling edge. If possible, all start-up serial writes should be performed with VD and HD disabled. This prevents unknown behavior caused by partial updating of registers before all information is loaded.
SYNC During Master Mode Operation
The hardware SYNC input can be used anytime during operation to synchronize the AD9992 counters with external timing, as shown in Figure 74. The operation of the digital outputs can be suspended during the SYNC operation by setting the SYNCSUSPEND register (Address 0x13, Bit [2]) to 1. If SYNCSUSPEND = 1, the polarities of the outputs are held at the same state as OUTCONTROL = low, as shown in Table 26. *
SYNC
VD SUSPEND
HD
H1 TO H4, RG, XV1 TO XV24, VSG, SUBCK NOTES 1. THE SYNC RISING EDGE RESETS VD/HD AND COUNTERS TO 0. 2. SYNC POLARITY IS PROGRAMMABLE USING SYNCPOL REGISTER (ADDR 0x13). 3. DURING SYNC LOW, ALL INTERNAL COUNTERS ARE RESET AND VD/HD CAN BE SUSPENDED USING THE SYNCSUSPEND REGISTER (ADDR 0x13). 4. IF SYNCSUSPEND = 1, VERTICAL CLOCKS, H1 TO H4, AND RG ARE HELD AT THE SAME POLARITY SPECIFIED BY OUTCONTROL = LOW. 5. IF SYNCSUSPEND = 0, ALL CLOCK OUTPUTS CONTINUE TO OPERATE NORMALLY UNTIL THE SYNC RESET EDGE.
Figure 74. SYNC Timing to Synchronize the AD9992 with External Timing
Rev. 0 | Page 66 of 92
05891-070
AD9992
VD
tVDHD
HD 3ns MIN CLI 3ns MIN SHD INTERNAL HD INTERNAL 35.5 CYCLES H-COUNTER (PIXEL COUNTER)
tCLIDLY
H-COUNTER RESET 1 2
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX0
Figure 75. External VD/HD and Internal H-Counter Synchronization, Slave Mode
PIXEL NO. HD
0
60
100 103
112
1 H1
2
CLPOB
3
4
MASTER MODE
1HBLKTOG1 2HBLKTOG2 3CLPOB_TOG1 4CLPOB_TOG2
SLAVE MODE
05891-072
60 100 103 112
(60 - 36) = 24 (100 - 36) = 64 (103 - 36) = 67 (112 - 36) = 76
Figure 76. Example of Slave Mode Register Setting to Obtain Desired Toggle Positions
Vertical Toggle Position Placement Near Counter Reset
An additional consideration during the reset of the internal counters is the vertical toggle position placement. Prior to the internal counters being reset, there is a region of 36 pixels during which no toggle positions should be programmed. As shown in Figure 77, for master mode the last 36 pixels before the HD falling edge must not be used for toggle position placement of the V, VSG, SUBCK, HBLK, PBLK, or CLPOB pulses.
Figure 78 shows the same example for slave mode. The same restriction applies: the last 36 pixels before the counters are reset cannot be used. However, in slave mode, the counter reset is delayed with respect to VD/HD placement, so the inhibited area is different than it is in master mode. It is recommended that Pixel Location 0 not be used for any of the toggle positions for the VSG and SUBCK pulses.
Rev. 0 | Page 67 of 92
05891-071
NOTES 1. EXTERNAL HD FALLING EDGE IS LATCHED BY CLI RISING EDGE, AND THEN LATCHED AGAIN BY SHD INTERNAL FALLING EDGE. 2. INTERNAL H-COUNTER IS ALWAYS RESET 35.5 CLOCK CYCLES AFTER THE INTERNAL HD FALLING EDGE. 3. DEPENDING ON THE VALUE OF SHDLOC, H-COUNTER RESET CAN OCCUR 36 OR 37 CLI CLOCK EDGES AFTER THE EXTERNAL HD FALLING EDGE. 4. SHDLOC = 0 IS SHOWN IN ABOVE EXAMPLE. IN THIS CASE, THE H-COUNTER RESET OCCURS 36 CLI RISING EDGES AFTER HD FALLING EDGE. 5. HD FALLING EDGE SHOULD OCCUR COINCIDENT WITH VD FALLING EDGE (WITHIN SAME CLI CYCLE) OR AFTER VD FALLING EDGE. HD FALLING EDGE SHOULD NOT OCCUR WITHIN FIVE CLI CYCLES PRIOR TO THE VD FALLING EDGE.
AD9992
VD H-COUNTER RESET HD
NO TOGGLE POSITIONS ALLOWED IN THIS AREA H-COUNTER (PIXEL COUNTER)
X
X
X
X
N - 35 N - 34 N - 33 N - 32
N - 13 N - 12 N - 11 N - 10 N - 9
N-8
N-7
N-6
N-5
N-4
N-3
N-2
N-1
N
0
1
2
3
4
NOTES 1. TOGGLE POSITIONS CANNOT BE PROGRAMMED WITHIN 36 PIXELS OF PIXEL 0 LOCATION.
Figure 77. Toggle Position Inhibited Area--Master Mode
VD
HD
H-COUNTER RESET
NO TOGGLE POSITIONS ALLOWED IN THIS AREA H-COUNTER (PIXEL COUNTER)
X
X
X
X
X
X
N - 35 N - 34 N - 33 N - 32
N - 13 N - 12 N - 11 N - 10
N-9
N-8
N-7
N-6
N-5
N-4
N-3
N-2
N-1
N
0
1
2
NOTES 1. TOGGLE POSITIONS CANNOT BE PROGRAMMED WITHIN 36 PIXELS OF PIXEL 0 LOCATION.
Figure 78. Toggle Position Inhibited Area--Slave Mode
STANDBY MODE OPERATION
The AD9992 contains three standby modes to optimize the overall power dissipation in a particular application. Bits [1:0] of Address 0x00 control the power-down state of the device: * STANDBY [1:0] = 0 = normal operation (full power) * STANDBY [1:0] = 1 = Standby1 mode * STANDBY [1:0] = 2 = Standby2 mode * STANDBY [1:0] = 3 = Standby3 mode (lowest power) Table 26 summarizes the operation of each power-down mode. The OUTCONTROL register takes priority over the Standby1 and Standby2 modes in determining the digital output states, but Standby3 mode takes priority over OUTCONTROL. Standby3 has the lowest power consumption and even shuts down the crystal oscillator circuit between CLI and CLO. Therefore, if CLI and CLO are being used with a crystal to generate the master clock, this circuit is powered down and there is no clock signal. When returning from Standby3 mode to normal operation, the timing core must be reset at least 500 s after the STANDBY register is written to. This allows sufficient time for the crystal circuit to settle. The vertical outputs can also be programmed to hold a specific value during the Standby3 mode by using Address 0x26. This register is useful during power-up if different polarities are required by the V-driver and CCD to prevent damage when VH and VL areas are applied. The polarities for Standby1 mode and Standby2 mode are also programmable, using Address 0x25. OUTCONTROL = low also uses the same polarities programmed for Standby1 and Standby2 modes in Address 0x25. The GPO polarities are programmable using Address 0x27. Note that the GPO outputs are High-Z by default at power-up until Address 0x78 is used to select them as outputs.
CLI FREQUENCY CHANGE
If the input clock CLI is interrupted or changed to a different frequency, the timing core must be reset for proper operation. After the CLI clock has settled to the new frequency, or the previous frequency is resumed, write 0 and then 1 to the TGCORE_RSTB register (Address 0x14). This guarantees that the timing core operates properly.
Rev. 0 | Page 68 of 92
05891-074
05891-073
AD9992
Table 26. Standby Mode Operation (Standby Polarities for XV, XSUBCK, GPO Outputs are Programmable)
I/O Block AFE Timing Core CLO Oscillator CLO H1 H2 H3 H4 H5 H6 H7 H8 HL RG VD HD DCLK DOUT XV1 to XV24 XSUBCK GPO1 to GPO8
1 2
Standby3 (Default) 1, 2 Off Off Off Low High-Z High-Z High-Z High-Z High-Z High-Z High-Z High-Z High-Z High-Z Low Low Low Low Low Low Low
OUTCONTROL = Low2 No change No change No change No change Low High Low High Low High Low High Low Low VDHDPOL value VDHDPOL value Running Low Low Low Low
Standby2 3, 4 Off Off Off Low Low (4.3 mA) High (4.3 mA) Low (4.3 mA) High (4.3 mA) Low (4.3 mA) High (4.3 mA) Low (4.3 mA) High (4.3 mA) Low (4.3 mA) Low (4.3 mA) VDHDPOL value VDHDPOL value Low Low Low Low Low
Standby13, 4 Only REFT, REFB on On On Running Low (4.3 mA) High (4.3 mA) Low (4.3 mA) High (4.3 mA) Low (4.3 mA) High (4.3 mA) Low (4.3 mA) High (4.3 mA) Low (4.3 mA) Low (4.3 mA) Running Running Running Low Low Low Low
To exit Standby3, write 00 to STANDBY (Address 0x00, Bits [1:0]), and then reset the timing core after 500 s to guarantee proper settling of the oscillator and external crystal. Standby3 mode takes priority over OUTCONTROL for determining the output polarities. 3 These polarities assume OUTCONTROL = high because OUTCONTROL = low takes priority over Standby1 and Standby2. 4 Standby1 and Standby2 set H and RG drive strength to minimum value (4.3 mA).
Rev. 0 | Page 69 of 92
AD9992 CIRCUIT LAYOUT INFORMATION
The PCB layout is critical in achieving good image quality from the AD9992. All of the supply pins, particularly the AVDD, TCVDD, RGVDD, and HVDD supplies, must be decoupled to ground with good quality high frequency chip capacitors. The decoupling capacitors should be located as close as possible to the supply pins and should have a very low impedance path to a continuous ground plane. If possible, there should be a 4.7 F or larger value bypass capacitor for each main supply--AVDD, HVDD, and DRVDD--although this is not necessary for each individual pin. In most applications, the supply for RGVDD and HVDD is shared, which can be done as long as the individual supply pins are separately bypassed with 0.1 F capacitors. A separate 3 V supply can also be used for DRVDD, but this supply pin should still be decoupled to the same ground plane as the rest of the chip. A separate ground for DRVSS is not recommended. The analog bypass pins (REFT and REFB) should be carefully decoupled to ground as close as possible to their respective pins. The analog input (CCDIN) capacitor should be located close to the pin. The H1 to H8, HL, and RG traces should be designed to have low inductance to minimize distortion of the signals. The complementary signals, H1/H3/H5/H7 and H2/H4/H6/H8, should be routed as close together and as symmetrically as possible to minimize mutual inductance. Heavier PCB traces are recommended because of the large transient current demand on H1 to H8 by the CCD. If possible, physically locating the AD9992 closer to the CCD reduces the inductance on these lines. As always, the routing path should be as direct as possible from the AD9992 to the CCD. Note that it is recommended that all H1 to H8 outputs on the AD9992 be used together for maximum flexibility in drive strength settings. A typical CCD with H1 and H2 inputs only should have the AD9992's H1, H3, H5, and H7 outputs connected together to drive the CCD's H1, and H2, H4, H6, and H8 outputs connected together to drive the CCD's H2. Similarly, a CCD with H1, H2, H3, and H4 inputs should have the following: * H1 and H3 connected to the CCD's H1. * H2 and H4 connected to the CCD's H2. * H5 and H7 connected to the CCD's H3. * H6 and H8 connected to the CCD's H4.
Typical 3 V System
The AD9992 typical circuit connections for a 3 V system are shown in Figure 79. This application uses an external 3.3 V supply, which is connected to the AD9992's LDO input. The LDO is configured to output 1.8 V for the AD9992's core supply by connecting the LDO1P8EN pin to 3.3 V and the LDO3P2EN pin to ground. The LDOOUT and SENSE pins are shorted together and used to supply 1.8 V to the AVDD, TCVDD, and DVDD pins.
Typical 1.8 V System
The internal LDO can be disabled by tying the LDO pins to ground (LDOIN, LDO1P8EN, LDO3P2EN, LDOOUT, and SENSE). In this case, an external 1.8 V regulator is required to supply 1.8 V to the AVDD, TCVDD, and DVDD pins. All of the AD9992's remaining supplies can be directly supplied with 1.8 V. The internal charge pump (CP) can be used to generate 3.3 V for the H and RG supplies. The AD9992 typical circuit connections for a 1.8 V system are shown in Figure 80.
External Crystal Application
The AD9992 contains an on-chip oscillator for driving an external crystal. Figure 81 shows an example application using a typical 27 MHz crystal. For the exact values of the external resistors and capacitors, it is best to consult the crystal manufacturer's data sheet. Note that a 2x crystal is not recommended for use with the CLO oscillator circuit. The crystal frequency should not exceed 40 MHz.
Rev. 0 | Page 70 of 92
AD9992
MASTER CLOCK INPUT (3V LOGIC) ANALOG OUTPUT FROM CCD 0.1F 0.1F 0.1F SERIAL INTERFACE (FROM ASIC/DSP) GENERAL-PURPOSE OUTPUTS 8 GPO8 GPO7 GPO6 GPO5 GPO4 GPO3 GPO2 GPO1 RSTB SYNC VD HD IOVDD IOVSS XVVDD XSUBCK XV1 XV2 XV3 XV4 XV5 XV6 XV7 XV8 XV9 XV10 XV11 XV12 XV13 XV14 XV15 XV16
A1 B2 C2 B1 B4 C1 D2 C3 E7 D3 E2 D1 E6 E5 E3 E1 F2 F3 F7 G3 F5 F6 G2 F1 G1 G5 H2 H1 G6 G7 J2 J1
+3V CLI SUPPLY 0.1F 0.1F +1.8V LDO OUT 0.1F
+3V H, RG SUPPLY 0.1F
3
RG TO CCD HL TO CCD SCK SDATA SL REFB REFT AVSS AVSS CCDIN AVDD CLI CLO CLIVDD TCVDD TCVSS RG RGVDD RGVSS HL NC
B3 A2 C4 A3 A4 A5 B5 A6 B6 C5 C6 C7 A7 B7 C8 A8 B8 B9 A9
EXTERNAL RESET IN EXTERNAL SYNC IN VERTICAL SYNC IN/OUT HORIZONTAL SYNC IN/OUT +3V DIGITAL I/O XV SUPPLY 0.1F XSUBCK OUTPUT (TO V-DRIVER)
AD9992BBCZ
NOT DRAWN TO SCALE
A10 B10 A11 B11 C9 D9 C10 D10 C11 D11 E9 F9 E10 E11 F11 F10 G9 G11 G10 H9 H11 H10 J11 J10 K11 L11 K10
H8 H7 HVDD2 HVSS2 H6 H5 H4 H3 HVDD1 HVSS1 H2 H1 LDOIN LDOOUT SENSE LDO1P8EN LDOVSS LDO3P2EN NC CPCLI CP1P8 CPVSS CPFCB CPFCT CP3P3 DRVDD DRVSS
H7, H8 TO CCD +3V H, RG SUPPLY 0.1F H5, H6 TO CCD H3, H4 TO CCD +3V, H, RG SUPPLY 0.1F H1, H2 TO CCD +3V LDOIN +1.8V LDOOUT TO AVDD, TCVDD, DVDD 0.1F
0.1F
+3V DIGITAL SUPPLY 0.1F
24
VERTICAL OUTPUTS (TO V-DRIVER) +1.8V LDOOUT 0.1F 14
XV17 XV18 XV19 XV20 XV21 XV22 XV23 XV24 DVDD DVSS NC NC (LSB) D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 D10 D11 D12 (MSB) D13 DCLK DCLK OUTPUT DATA OUTPUTS
05891-075
L1 L2 L3 K1 K2 K3 J3 H3 L4 K4 J4 L5 K5 J5 L6 K6 J6 L7 K7 J7 L8 K8 J8 L9 K9 J9 L10
Figure 79. Typical 3 V Circuit Configuration
Rev. 0 | Page 71 of 92
AD9992
MASTER CLOCK INPUT (1.8V LOGIC) ANALOG OUTPUT FROM CCD 0.1F 0.1F 0.1F SERIAL INTERFACE (FROM ASIC/DSP) GENERAL-PURPOSE OUTPUTS 8 GPO8 GPO7 GPO6 GPO5 GPO4 GPO3 GPO2 GPO1 RSTB SYNC VD HD IOVDD IOVSS XVVDD XSUBCK XV1 XV2 XV3 XV4 XV5 XV6 XV7 XV8 XV9 XV10 XV11 XV12 XV13 XV14 XV15 XV16
A1 B2 C2 B1 B4 C1 D2 C3 E7 D3 E2 D1 E6 E5 E3 E1 F2 F3 F7 G3 F5 F6 G2 F1 G1 G5 H2 H1 G6 G7 J2 J1
+1.8V SUPPLY 0.1F 0.1F +1.8V SUPPLY 0.1F
+3V CP OUTPUT 0.1F
3
RG TO CCD HL TO CCD
B3 A2 C4 A3 A4 A5 B5 A6 B6 C5 C6 C7 A7 B7 C8 A8 B8 B9 A9
SCK SDATA SL REFB REFT AVSS AVSS CCDIN AVDD CLI CLO CLIVDD TCVDD TCVSS RG RGVDD RGVSS HL NC
EXTERNAL RESET IN EXTERNAL SYNC IN VERTICAL SYNC IN/OUT HORIZONTAL SYNC IN/OUT +1.8V DIGITAL I/O XV SUPPLY 0.1F XSUBCK OUTPUT (TO V-DRIVER)
AD9992BBCZ
NOT DRAWN TO SCALE
A10 B10 A11 B11 C9 D9 C10 D10 C11 D11 E9 F9 E10 E11 F11 F10 G9 G11 G10 H9 H11 H10 J11 J10 K11 L11 K10
H8 H7 HVDD2 HVSS2 H6 H5 H4 H3 HVDD1 HVSS1 H2 H1 LDOIN LDOOUT SENSE LDO1P8EN LDOVSS LDO3P2EN NC CPCLI CP1P8 CPVSS CPFCB CPFCT CP3P3 DRVDD DRVSS
H7, H8 TO CCD +3V CP OUTPUT 0.1F H5, H6 TO CCD H3, H4 TO CCD +3V CP OUTPUT 0.1F H1, H2 TO CCD
+1.8V CP INPUT 0.1F 1.0F +3V CP OUTPUT 3.3F +1.8V DIGITAL SUPPLY 0.1F
24
VERTICAL OUTPUTS (TO V-DRIVER) +1.8V SUPPLY 0.1F 14
XV17 XV18 XV19 XV20 XV21 XV22 XV23 XV24 DVDD DVSS NC NC (LSB) D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 D10 D11 D12 (MSB) D13 DCLK
DCLK OUTPUT DATA OUTPUTS
05891-076
Figure 80. Typical 1.8 V Circuit Configuration Using Charge Pump for HVDD and RGVDD
L1 L2 L3 K1 K2 K3 J3 H3 L4 K4 J4 L5 K5 J5 L6 K6 J6 L7 K7 J7 L8 K8 J8 L9 K9 J9 L10
AD9992
2M
C5 CLI
375 C6 CLO 0 ~ 500
5pF ~ 20pF
24MHz TO 36MHz XTAL
5pF ~ 20pF
Figure 81. Crystal Application Using CLI/CLO (Consult Crystal Data Sheet for Component Values)
Rev. 0 | Page 72 of 92
05891-077
AD9992
SERIAL INTERFACE TIMING
The internal registers of the AD9992 are accessed through a 3-wire serial interface. Each register consists of a 12-bit address and a 28-bit data-word. Both the 12-bit address and 28-bit dataword are written starting with the LSB. To write to each register, a 40-bit operation is required, as shown in Figure 82. Although many registers are fewer than 28 bits wide, all 28 bits must be written for each register. For example, if the register is only 20 bits wide, the upper eight bits are don't cares and must be filled with 0s during the serial write operation. If fewer than 28 data bits are written, the register is not updated with new data. Figure 83 shows a more efficient way to write to the registers, using the AD9992's address autoincrement capability. Using this method, the lowest desired address is written first, followed by multiple 28-bit data-words. Each new 28-bit data-word is automatically written to the next highest register address. By eliminating the need to write each 12-bit address, faster register loading is achieved. Continuous write operations can be used starting with any register location.
12-BIT ADDRESS SDATA A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 D0 D1 D2
28-BIT DATA D3 D25 D26 D27
tDS
SCK
1 2 3 4 5 6 7 8
tDH
9 10 11 12 13 14 15 16 38 39 40
tLS
SL
tLH
Figure 82. Serial Write Operation
DATA FOR STARTING REGISTER ADDRESS SDATA A0 A1 A2 A3 A10 A11 D0 D1 D26 D27 D0
DATA FOR NEXT REGISTER ADDRESS D1 D26 D27 D0 D1 D2
SCK
1
2
3
4
11
12
13
14
39
40
41
42
67
68
69
70
71
SL NOTES 1. MULTIPLE SEQUENTIAL REGISTERS MAY BE LOADED CONTINUOUSLY. 2. THE FIRST (LOWEST) REGISTER ADDRESS IS WRITTEN, FOLLOWED BY MULTIPLE 28-BIT DATA-WORDS. 3. THE ADDRESS AUTOMATICALLY INCREMENTS WITH EACH 28-BIT DATA-WORD (ALL 28 BITS MUST BE WRITTEN). 4. SL IS HELD LOW UNTIL THE LAST DESIRED REGISTER HAS BEEN LOADED.
05891-078
NOTES 1. SDATA BITS ARE LATCHED ON SCK RISING EDGES. SCK CAN IDLE HIGH OR LOW BETWEEN WRITE OPERATIONS. 2. ALL 40 BITS MUST BE WRITTEN: 12 BITS FOR ADDRESS AND 28 BITS FOR DATA. 3. IF THE REGISTER LENGTH IS <28 BITS, 0s MUST BE USED TO COMPLETE THE 28-BIT DATA LENGTH. 4. NEW DATA VALUES ARE UPDATED IN THE SPECIFIED REGISTER LOCATION AT DIFFERENT TIMES, DEPENDING ON THE PARTICULAR REGISTER WRITTEN TO. SEE THE UPDATING OF NEW REGISTER VALUES SECTION FOR MORE INFORMATION.
Figure 83. Continuous Serial Write Operation
Rev. 0 | Page 73 of 92
05891-079
AD9992
LAYOUT OF INTERNAL REGISTERS
The AD9992 address space is divided into two register areas, as illustrated in Figure 84. In the first address space, Address 0x00 to Address 0xFF contain the registers for the AFE, miscellaneous, VD/HD, I/O and CP, timing core, shutter and GPO, and update control functions. The second address space, beginning at Address 0x800, consists of the V-pattern groups, V-sequences, and field registers. This is a configurable set of registers; the user can decide how many V-pattern groups, V-sequences, and fields are used in a particular design. Therefore, the addresses for these registers vary, depending on the number of V-patterns and V-sequences chosen. Address 0x28 specifies the total number of V-pattern groups and V-sequences used. The starting address for the V-pattern groups is always 0x800. The starting address for the V-sequences is based on the number of V-pattern groups used, with each V-pattern group occupying 48 register addresses. The starting address for the field registers depends on both the number of V-pattern groups and the number of V-sequences. Each V-sequence occupies 40 register addresses, and each field occupies 16 register addresses.
ADDR 0x00 FIXED REGISTER AREA AFE REGISTERS MISCELLANEOUS REGISTERS VD/HD REGISTERS I/O AND CP REGISTERS MODE REGISTERS TIMING CORE REGISTERS V-SEQUENCES TEST REGISTERS TEST REGISTERS FIELD START SHUTTER AND GPO REGISTERS UPDATE CONTROL REGISTERS INVALID DO NOT ACCESS ADDR 0xFF MAX 0xFFF FIELDS
05891-080 05891-081
The starting address for the V-sequences is equal to 0x800 plus the number of V-pattern groups times 48. The starting address for the fields is equal to the starting address of the V-sequences plus the number of V-sequences times 40. The V-pattern, V-sequence, and field registers must always occupy a continuous block of addresses. Figure 85 shows an example in which three V-pattern groups, four V-sequences, and two fields are used. The starting address for the V-pattern groups is always 0x800. Since VPATNUM = 3, the V-pattern groups occupies 144 address locations. The start of the V-sequence registers is 0x890 (that is, 0x800 + 144). With VSEQNUM = 4, the V-sequences occupy 160 address locations. Therefore, the field registers begin at 0x930 (that is, 0x890 + 160). The AD9992 address space contains many unused addresses. Undefined addresses between Address 0x00 and Address 0xFF should not be written to; otherwise, the AD9992 may operate incorrectly. Continuous register writes should be performed carefully so that undefined registers are not written to.
VPAT START 0x800
CONFIGURABLE REGISTER AREA
V-PATTERN GROUPS
VSEQ START
Figure 84. Layout of AD9992 Registers
ADDR 0x800
3 V-PATTERN GROUPS (48 x 3 = 144 REGISTERS)
ADDR 0x890 4 V-SEQUENCES (40 x 4 = 160 REGISTERS) ADDR 0x930 2 FIELDS (16 x 2 = 32 REGISTERS) ADDR 0x950 UNUSED MEMORY MAX 0xFFF
Figure 85. Example Register Configuration
Rev. 0 | Page 74 of 92
AD9992
UPDATING NEW REGISTER VALUES
The AD9992's internal registers are updated at different times, depending on the particular register. Table 27 summarizes the four register update types: SCK, VD, SG-Line, and SCP. Tables in the Complete Register Listing section also contain an Update Type column that identifies when each register is updated. * SCK Updated--As soon as the 28th data bit (D27) is clocked in, some registers are immediately updated. These registers are used for functions that do not require gating with the next VD boundary, such as power-up and reset functions. * VD Updated--More registers are updated at the next VD falling edge. By updating these values at the next VD edge, the current field is not corrupted and the new register values are applied to the next field. The VD update can be further delayed past the VD falling edge by using the UPDATE register (Address 0x17). This delays the VD-updated register updates to any HD line in the field. Note that the field registers are not affected by the UPDATE register. * SG-Line Updated--A few of the shutter registers are updated at the HD falling edge at the start of the SG active line. These registers control the SUBCK signal so that the SUBCK output is not updated until the SG line occurs. * SCP Updated--At the next SCP where they are used, the V-pattern group and V-sequence registers are updated. For example, in Figure 86 this field has selected Region 1 to use VSEQ3 for the vertical outputs. This means that a write to any of the VSEQ3 registers, or any of the V-pattern group registers, which are referenced by VSEQ3, updates at SCP1. If multiple writes are done to the same register, the last one done before SCP1 is the one that is updated. Likewise, register writes to any VSEQ5 registers are updated at SCP2, and register writes to any VSEQ8 registers are updated at SCP3.
Caution
It is recommended that the registers in the configurable address area not be written within 36 pixels of any HD falling edge where a sequence change position (SCP) occurs. See Figure 77 and Figure 78 for an example of what this inhibit area looks like in master and slave modes. This restriction applies to the Vpattern, V-sequence, and field registers. As shown in Figure 86, writing to these registers before the VD falling edge typically avoids loading these registers during SCP locations.
Table 27. Register Update Locations
Update Type SCK VD SG-Line SCP Description When the 28th data bit (D27) is clocked in, the register is immediately updated. Register is updated at the VD falling edge. VD-updated registers can be delayed further by using the UPDATE register at Address 0x17. FIELD registers are not affected by the UPDATE register. Register is updated at the HD falling edge at the start of the SG-active line. Register is updated at the next SCP when the register is used.
SCK UPDATED SERIAL WRITE
VD UPDATED
SG UPDATED
SCP UPDATED
VD
HD SGLINE VSG
XV1 TO XV24
USE VSEQ2 REGION 0 SCP0
USE VSEQ3 REGION 1
USE VSEQ5 REGION 2
USE VSEQ8 REGION 3 SCP3 SCP0
05891-082
SCP1
SCP2
Figure 86. Register Update Locations (See Table 27 for Definitions)
Rev. 0 | Page 75 of 92
AD9992 COMPLETE REGISTER LISTING
When an address contains less than 28 data bits, all remaining bits must be written as 0s.
Table 28. AFE Registers
Address 00 Data Bits [1:0] [2] [3] [4] [5] [6] 01 [0] [1] Default Value 3 1 0 0 0 0 0 0 SCK Update Type SCK Name STANDBY CLPENABLE CLPSPEED FASTUPDATE PBLK_LVL DCBYP DOUTDISABLE DOUTLATCH Description Standby modes. 0: normal operation; 1: Standby1 mode; 2: Standby2 mode; 3: Standby3 mode. 0: disable OB clamp; 1: enable OB clamp. 0: select normal OB clamp settling; 1: select fast OB clamp settling. 0: ignore CDS gain; 1: very fast clamping when CDS gain is updated. 0: blank data outputs to 0 during PBLK; 1: blank data outputs to programmed clamp level during PBLK. 0: enable input dc restore circuit during PBLK; 1: disable input dc restore circuit during PBLK. 0: data outputs are driven; 1: data outputs are three-stated. 0: latch data outputs using the rising edge of DOUTPHASEP (DOUTPHASEP register setting); 1: output latch is transparent. 1: enable gray encoding of the digital data outputs. Set to 0. Do not access, or set to 0. Do not access, or set to 0xFFFFFF. CDS gain setting. 0: -3 dB; 4: 0 dB; 6: +3 dB; 7: +6 dB. All other values are invalid. VGA gain, 6 dB to 42 dB (0.035 dB per step). Optical black clamp level, 0 to 1023 LSB (1 LSB per step). 0: no division of CLI; 1: divide CLI input frequency by 2.
02 03 04 05 06 0D
[2] [3] [0] [23:0] [2:0] [9:0] [9:0] [0]
0 1 0 FFFFFF 0 F 1EC 0
SCK SCK VD VD VD VD
GRAY_EN TEST TEST TEST CDSGAIN VGAGAIN CLAMPLEVEL CLIDIVIDE
Table 29. Miscellaneous Registers
Address 10 11 12 13 Data Bits [0] [0] [0] [4:1] [0] [1] [2] [3] [4] [5] [6] [7] [12:8] [13] [14] [0] Default Value 0 0 0 0 1 0 0 0 0 1 1 0 0 0 0 0 Update Type SCK VD SCK SCK Name SW_RST OUTCONTROL RSTB_EN TEST SYNCENABLE SYNCPOL SYNCSUSPEND ENH_SYNC_EN SYNC_MASK_HD SYNC_MASK_VD SYNC_MASK_V SHADOW_EN TEST UPDATE_SHADOW SWSYNC TGCORE_RSTB Description Software reset. Bit self-clears to 0 when a reset occurs. 1: reset Address 0x00 to Address 0xFF to default values. 0: make all outputs dc inactive; 1: enable outputs at next VD edge. 1: configure SYNC pin as RSTB input signal. Test mode only. Must be set to 0. 1: external synchronization enable (configures Pin D3 as an input). SYNC active polarity. Suspend clocks during SYNC active pulse. 0: don't suspend; 1: suspend. 1: enable enhanced sync/shutter operations. 1: mask HD during SYNCSUSPEND. 1: mask VD during SYNCSUSPEND. 1: mask XV outputs during SYNCSUSPEND. 1: enable use of shadow registers. Test mode only. Must be set to 0. 1: writes to shadow bits affect shadow registers, not primary. 1: initiate software SYNC event (self-clears to 0 after SYNC). Timing core reset bar. 0: reset TG core; 1: resume operation.
14
SCK
Rev. 0 | Page 76 of 92
AD9992
Address 15 Data Bits [0] Default Value 0 Update Type SCK Name OSC_RSTB Description CLO oscillator reset bar. 0: oscillator in power-down state; 1: resume oscillator operation. Test mode only. Must be set to 0. Serial update line. Sets the line (HD) within the field to update the VD-updated registers. Prevents the update of the VD-updated registers. 0: normal update; 1: prevent update of VD-updated registers. 1: enable reset of the shutter control after SYNC operation occurs. 1: forces shutter control to reset. 1: reset shutter and GPO control at SYNC operation. Test mode only. Must be set to 0. Test mode only. Must be set to 0. Test mode only. Must be set to 0. Test mode only. Must be set to 0xA. Each bit selects XV pulses for use as VSG pulses. VSG masking. Overrides settings in field registers when enabled. 0: disable VSGMAK_CTL bits. VSG masking is controlled by field registers. 1: enable VSGMASK_CTL bits to control VSG masking 1: enable 14-bit H-counter. 1: disable clamp operation if PBLK is active at the same time as CLPOB.
16 17
[27:0] [12:0]
0 0
SCK SCK
TEST UPDATE
[13] [14] [15] [16] [27:0] [27:0] [27:0] [27:0] [23:0] [23:0] [24]
0 0 0 0 0 0 0 A FF0000 0 0
PREVENTUP SYNC_RST_SHUTEN REG_RST_SHUT GPO_RST_SYNC TEST TEST TEST TEST VSGSELECT VSGMASK_CTL VSGMASK_CTL_EN
18 19 1A 1B 1C 1D
SCK SCK SCK SCK SCK SCK
1F
[0] [1]
1 1
SCK
HCNT14_EN PBLK_MASK_EN
Table 30. VD/HD Registers
Address 20 21 22 Data Bits [0] [0] [12:0] [25:13] Default Value 0 0 0 0 Update Type SCK VD VD Name MASTER VDHDPOL HDRISE VDRISE Description VD/HD master or slave mode. 0: slave mode; 1: master mode. VD/HD active polarity. 0 = low, 1 = high. Rising edge location for HD. Minimum value is 36 pixels. Rising edge location for VD.
Table 31. I/O and Charge Pump Registers
Address 23 Data Bits [0] [1] [2] [3] [4] [5] [6] [9:7] Default Value 0 0 0 0 0 0 0 1 Update Type SCK Name OSC_NVR XV_NVR IO_NVR DATA_NVR TEST TEST LDO_32_EN HCLKMODE Description Oscillator normal voltage range. Set to match CLIVDD supply voltage. 0 = 1.8 V, 1 = 3.3 V XV output normal voltage range. Set to match XVVDD supply voltage. 0 = 1.8 V, 1 = 3.3 V I/O normal voltage range. Set the match IOVDD supply voltage. 0 = 1.8 V, 1 = 3.3 V Data pin normal voltage range. Set to match DRVDD supply voltage. 0 = 1.8 V I/O, 1 = 3.3 V I/O. Test use only. Set to 0. Test use only. Set to 0. 1: internal regulator enable for 3.2 V output. Selects HCLK output configuration. Should be written to desired value. 001 = Mode 1, 010 = Mode 2, 100 = Mode 3. All other values are invalid.
Rev. 0 | Page 77 of 92
AD9992
Address 24 Data Bits [0] [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] [24:0] Default Value 0 1 0 0 0 1 0 1 1 1 1 0 0 0 1 0 Update Type SCK Name SEL_VCO SEL_DIV SEL_CLI O31V O32V O33V O34V TEST TEST TEST TEST TEST TEST TEST CP_PDN VT_STBY12 Description 1: internal CP clock select VCO. 1: internal CP clock select divided-down version of CLI (default). 1: internal CP clock select CLI. 1: CP output voltage is 3.1 V. 1: CP output voltage is 3.2 V. 1: CP output voltage is 3.3 V. 1: CP output voltage is 3.4 V. Test use only. Use default values only. Test use only. Use default values only. Test use only. Use default values only. Test use only. Use default values only. Test use only. Use default values only. Test use only. Use default values only. Test use only. Use default values only. Charge pump power-down. 1: power-down; 0: CP is running. [23:0] Standby1 and Standby2 polarity for XV[23:0]. [24] Standby1 and Standby2 polarity for XSUBCK. Settings also apply when OUTCONTROL = low. [23:0] Standby3 polarity for XV [23:0]. [24] Standby3 polarity for XSUBCK. Standby1 and Standby2 polarity for GPO [7:0]. Settings also apply when OUTCONTROL = low. Standby3 polarity for GPO [7:0].
25
SCK
26 27
[24:0] [7:0] [15:8]
0 0
SCK SCK
VT_STBY3 GP_STDBY12 GP_STDBY3
Table 32. Memory Configuration and MODE Registers
Address 28 2A 2B Data Bits [4:0] [9:5] [2:0] [4:0] [9:5] [14:10] [19:15] [24:20] [4:0] [9:5] Default Value 0 0 0 0 0 0 0 0 0 0 Update Type SCK SCK SCK Name VPATNUM SEQNUM MODE FIELD0 FIELD1 FIELD2 FIELD3 FIELD4 FIELD5 FIELD6 Description Total number of V-pattern groups. Total number of V-sequences. Total number of fields in MODE. Selected first field in MODE. Selected second field in MODE. Selected third field in MODE. Selected fourth field in MODE. Selected fifth field in MODE. Selected sixth field in MODE. Selected seventh field in MODE.
2C
SCK
Table 33. Timing Core Registers
Address 30 Data Bits [5:0] [13:8] [16] [5:0] [13:8] [16] [5:0] [13:8] [16] Default Value 0 20 1 0 20 1 0 20 1 Update Type SCK Name H1POSLOC H1NEGLOC H1POL H2POSLOC H2NEGLOC H2POL HLPOSLOC HLNEGLOC HLPOL Description H1 rising edge location. H1 falling edge location. H1 polarity control. 0: inverse of Figure 18; 1: no inversion. H2 rising edge location (H5 in HCLK Mode 3). H2 falling edge location (H5 in HCLK Mode 3). H2 polarity (H5 in HCLK Mode 3). 0: inverse of Figure 18; 1: no inversion. HL rising edge location. HL falling edge location. HL polarity control. 0: inverse of Figure 18; 1: no inversion.
31
SCK
32
SCK
Rev. 0 | Page 78 of 92
AD9992
Address 33 Data Bits [5:0] [13:8] [16] [0] [1] [2] [3] [7:4] [2:0] [6:4] [10:8] [14:12] [18:16] [22:20] [2:0] [6:4] [10:8] [14:12] [5:0] [11:6] [17:12] [5:0] [11:6] [12] [14:13] [15] [2:0] Default Value 0 10 1 0 0 0 0 4 1 1 1 1 1 1 1 1 1 1 0 20 10 0 20 0 0 0 7 Update Type SCK Name RGPOSLOC RGNEGLOC RGH2POL H1HBLKRETIME H2HBLKRETIME HLHBLKRETIME HL_HBLK_EN HCLK_WIDTH H1DRV H2DRV H3DRV H4DRV HLDRV RGDRV H5DRV H6DRV H7DRV H8DRV SHDLOC SHPLOC SHPWIDTH DOUTPHASEP DOUTPHASEN DCLKMODE DOUTDELAY DCLKINV CPHMASK Description RG rising edge location. RG falling edge location. RG polarity control. 0: inverse of Figure 18, 1: no inversion. Retime H1, H2, HL HBLK to the internal clock. 0: no retime; 1: retime. Recommended setting is retime enabled (1). Setting to 1 adds one cycle delay to programmed HBLK positions. Enable HBLK for HL output. 0: disable; 1: enable. Enables wide H-clocks during HBLK interval. Set to 0 to disable. H1 drive strength. 0: off; 1: 4.3 mA; 2: 8.6 mA; 3: 12.9 mA; 4: 4.3 mA; 5: 8.6 mA; 6: 12.9 mA; 7: 17.2 mA. H2 drive strength (same range as H1DRV). H3 drive strength (same range as H1DRV). H4 drive strength (same range as H1DRV). HL drive strength (same range as H1DRV). RG drive strength (same range as H1DRV). H5 drive strength (same range as H1DRV). H6 drive strength (same range as H1DRV). H7 drive strength (same range as H1DRV). H8 drive strength (same range as H1DRV). SHD sampling edge location. SHP sampling edge location. SHP width (controls input dc restore switch active time). DOUT phase control, positive edge. Specifies location of DOUT. DOUT phase control, negative edge. Always set to DOUTPHASEP plus 32 edges to maintain 50% duty cycle of internal DOUTPHASE clocking. DCLK mode. 0: DCLK tracks DOUT; 1: DCLK phase is fixed. Data output delay (tOD) with respect to DCLK rising edge. 0: no delay; 1: ~3 ns; 2: ~6 ns; 3: ~9 ns Invert DCLK output. 0: no inversion, 1: inversion of DCLK. Enable H-masking during CP operation.
34
SCK
35
SCK
36
SCK
37
SCK
38
SCK
39
SCK
Table 34. Test Registers--Do Not Access
Address 3E ~ 4F Data Bits Default Value Update Name Description Test registers only. Do not access.
Table 35. Test Registers--Do Not Access
Address 50 ~ 6F Data Bits Default Value Update Type Name Description Test registers only. Do not access.
Table 36. Shutter and GPO Registers
Address 70 Data Bits [2:0] [5:3] Default Value 0 0 Update Type VD Name PRIMARY_ACTION SECOND_ACTION Description Selects action for primary and secondary counters. 0: idle (do nothing) autoreset on VD. 1: activate counter (primary: auto exposure/readout). 2: RapidShot: wrap/repeat counter. 3: ShotTimer: delay start of count. 4: ShotTimer with RapidShot. 5: SLR exposure (manual).
Rev. 0 | Page 79 of 92
AD9992
Address Data Bits Default Value Update Type Name Description 6: SLR read (manual). 7: force to idle. 1: manual trigger for GP signals, when Protocol 1 is selected. Bit [6] : GP1 manual trigger ... Bit [13] : GP8 manual trigger Primary counter maximum value. Secondary counter maximum value. Mask VD/HD during counter operation. Number of fields to delay before the next count (exposure) starts. ShotTimer with RapidShot, skip delay before first count (exposure). Number of fields to delay before the next count starts. ShotTimer with RapidShot, skip delay before first count.
[13:6]
0
MANUAL_TRIG
71
72
[12:0] [24:13] [27:25] [12:0] [13] [26:14] [27] [2:0] [5:3] [8:6] [11:9] [14:12] [17:15] [20:18] [23:21] [12:0] [25:13] [26] [27] [0] [13:1] [26:14] [27] [12:0] [25:13] [26] [12:0] [25:13] [0] [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12]
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1FFF 1FFF 0 1FFF 1FFF 0 0 0 0 0 0 0 0 1 1 1 1 1
VD
VD
PRIMARY_MAX SECOND_MAX VDHD_MASK PRIMARY_DELAY PRIMARY_SKIP SECOND_DELAY SECOND_SKIP GP1_PROTOCOL GP2_PROTOCOL GP3_PROTOCOL GP4_PROTOCOL GP5_PROTOCOL GP6_PROTOCOL GP7_PROTOCOL GP8_PROTOCOL SGMASK_NUM SUBCKMASK_NUM SUBCKTOG_UPDATE SUBCKMASK_SKIP1 TEST SUBCKSTARTLINE SUBCKNUM SG_SUPPRESS SUBCK_TOG1 SUBCK_TOG2 SUBCK_POL SUBCKHP_TOG1 SUBCKHP_TOG2 GP1_POL GP2_POL GP3_POL GP4_POL GP5_POL GP6_POL GP7_POL GP8_POL SEL_GP1 SEL_GP2 SEL_GP3 SEL_GP4 SEL_GP5
73
VD
74
VD
75
SG
76
VD
77 78
VD/SG VD
Selects protocol for each general-purpose signal. Idle = 0. No counter association = 1. Link to primary = 2. Link to secondary = 3. Link to mode = 4. Primary repeat = 5. Secondary repeat = 6. Keep on = 7. Exposure: number of fields to mask SGs. Exposure plus readout: number of fields to mask SUBCK. 0: SUBCK toggles (Register 0x77) updated on SG line. 1: SUBCK toggles (Register 0x77) updated on UPDATE line (VD-updated) Skip the SUBCK mask for the first exposure field only. Typically set to 1. Reserved for test purpose. Must be set to 0. Line location after VSG line to begin SUBCK pulses. Must not be set to 1. Number of SUBCK pulses per field. Must be set less than VDLEN. Suppress the SG and allow SUBCK to finish at SUBCKNUM. SUBCK Toggle Position 1. SUBCK Toggle Position 2. SUBCK start polarity. Hi-Precision SUBCK Toggle Position 1. Hi-Precision SUBCK Toggle Position 2. GP1 low/high start polarity. GP2 low/high start polarity. GP3 low/high start polarity. GP4 low/high start polarity. GP5 low/high start polarity. GP6 low/high start polarity. GP7 low/high start polarity. GP8 low/high start polarity. 1 = GP1 signal is selected for GPO1 output. 1 = GP2 signal is selected for GPO2 output. 1 = GP3 signal is selected for GPO3 output. 1 = GP4 signal is selected for GPO4 output. 0 = SUBCK is selected. 1 = GP5 signal is selected for GPO5 output. 0 = XV21 is selected.
Rev. 0 | Page 80 of 92
AD9992
Address Data Bits [13] [14] [15] [23:16] [24] [25] [26] [27] [7:0] [11:8] [15:12] [19:16] [23:20] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] Default Value 1 1 1 0 0 0 0 0 0 {0, 0, 0, 0} {0, 0, 0, 0} {0, 0, 0, 0} {0, 0, 0, 0} 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Update Type Name SEL_GP6 SEL_GP7 SEL_GP8 GPO_OUTPUT_EN GPO5_OVERRIDE GPO6_OVERRIDE GPO7_OVERRIDE GPO8_OVERRIDE GP[*]_USE_LUT LUT_FOR_GP12 LUT_FOR_GP34 LUT_FOR_GP56 LUT_FOR_GP78 GP1_TOG1_FD GP1_TOG1_LN GP1_TOG1_PX GP1_TOG2_FD GP1_TOG2_LN GP1_TOG2_PX GP1_TOG3_FD GP1_TOG3_LN GP1_TOG3_PX GP1_TOG4_FD GP1_TOG4_LN GP1_TOG4_PX GP2_TOG1_FD GP2_TOG1_LN GP2_TOG1_PX GP2_TOG2_FD GP2_TOG2_LN GP2_TOG2_PX GP2_TOG3_FD GP2_TOG3_LN GP2_TOG3_PX GP2_TOG4_FD GP2_TOG4_LN GP2_TOG4_PX GP3_TOG1_FD GP3_TOG1_LN GP3_TOG1_PX GP3_TOG2_FD GP3_TOG2_LN GP3_TOG2_PX GP3_TOG3_FD GP3_TOG3_LN GP3_TOG3_PX GP3_TOG4_FD GP3_TOG4_LN GP3_TOG4_PX GP4_TOG1_FD GP4_TOG1_LN Description 1 = GP6 signal is selected for GPO6 output. 0 = XV22 is selected. 1 = GP7 signal is selected for GPO7 output. 0 = XV23 is selected. 1 = GP8 signal is selected for GPO8 output. 0 = XV24 is selected. 1 = GPO outputs enabled. 0 = GPO is input high-Z state (default). 1 = when GPO5 configured as input, overrides internal OUT_CONT. 1 = when GPO6 configured as input, overrides internal HBLK. 1 = when GPO7 configured as input, overrides internal CLPOB. 1 = when GPO8 configured as input, overrides internal PBLK. Use result from LUT, or else GP* is unaltered. Two-input look-up table results. Examples: {LUT_FOR_GP12} [GP2:GP1]. {0, 1, 1, 0} = GP2 XOR GP1; {1, 1, 1, 0} = GP2 OR GP1. {0, 1, 1, 1} = GP2 NAND GP1; {1, 0, 0, 0} = GP2 AND GP1. General-Purpose Signal 1, first toggle position, field location. General-Purpose Signal 1, first toggle position, line location. General-Purpose Signal 1, first toggle position, pixel location. General-Purpose Signal 1, second toggle position, field location. General-Purpose Signal 1, second toggle position, line location. General-Purpose Signal 1, second toggle position, pixel location. General-Purpose Signal 1, third toggle position, field location. General-Purpose Signal 1, third toggle position, line location. General-Purpose Signal 1, third toggle position, pixel location. General-Purpose Signal 1, fourth toggle position, field location. General-Purpose Signal 1, fourth toggle position, line location. General-Purpose Signal 1, fourth toggle position, pixel location. General-Purpose Signal 2, first toggle position, field location. General-Purpose Signal 2, first toggle position, line location. General-Purpose Signal 2, first toggle position, pixel location. General-Purpose Signal 2, second toggle position, field location. General-Purpose Signal 2, second toggle position, line location. General-Purpose Signal 2, second toggle position, pixel location. General-Purpose Signal 2, third toggle position, field location. General-Purpose Signal 2, third toggle position, line location. General-Purpose Signal 2, third toggle position, pixel location. General-Purpose Signal 2, fourth toggle position, field location. General-Purpose Signal 2, fourth toggle position, line location. General-Purpose Signal 2, fourth toggle position, pixel location. General-Purpose Signal 3, first toggle position, field location. General-Purpose Signal 3, first toggle position, line location. General-Purpose Signal 3, first toggle position, pixel location. General-Purpose Signal 3, second toggle position, field location. General-Purpose Signal 3, second toggle position, line location. General-Purpose Signal 3, second toggle position, pixel location. General-Purpose Signal 3, third toggle position, field location. General-Purpose Signal 3, third toggle position, line location. General-Purpose Signal 3, third toggle position, pixel location. General-Purpose Signal 3, fourth toggle position, field location. General-Purpose Signal 4, fourth toggle position, line location. General-Purpose Signal 4, fourth toggle position, pixel location. General-Purpose Signal 4, first toggle position, field location. General-Purpose Signal 4, first toggle position, line location.
79
VD
7A 7B 7C 7D 7E 7F 80 81 82 83 84 85 86 87 88 89 8A 8B 8C
VD VD VD VD VD VD VD VD VD VD VD VD VD VD VD VD VD VD VD
Rev. 0 | Page 81 of 92
AD9992
Address 8D 8E 8F 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9E 9F A0 A1 A2 A3 A4 A5 Data Bits [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] Default Value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Update Type VD VD VD VD VD VD VD VD VD VD VD VD VD VD VD VD VD VD VD VD VD VD VD VD VD Name GP4_TOG1_PX GP4_TOG2_FD GP4_TOG2_LN GP4_TOG2_PX GP4_TOG3_FD GP4_TOG3_LN GP4_TOG3_PX GP4_TOG4_FD GP4_TOG4_LN GP4_TOG4_PX GP5_TOG1_FD GP5_TOG1_LN GP5_TOG1_PX GP5_TOG2_FD GP5_TOG2_LN GP5_TOG2_PX GP5_TOG3_FD GP5_TOG3_LN GP5_TOG3_PX GP5_TOG4_FD GP5_TOG4_LN GP5_TOG4_PX GP6_TOG1_FD GP6_TOG1_LN GP6_TOG1_PX GP6_TOG2_FD GP6_TOG2_LN GP6_TOG2_PX GP6_TOG3_FD GP6_TOG3_LN GP6_TOG3_PX GP6_TOG4_FD GP6_TOG4_LN GP6_TOG4_PX GP7_TOG1_FD GP7_TOG1_LN GP7_TOG1_PX GP7_TOG2_FD GP7_TOG2_LN GP7_TOG2_PX GP7_TOG3_FD GP7_TOG3_LN GP7_TOG3_PX GP7_TOG4_FD GP7_TOG4_LN GP7_TOG4_PX GP8_TOG1_FD GP8_TOG1_LN GP8_TOG1_PX GP8_TOG2_FD Description General-Purpose Signal 4, first toggle position, pixel location. General-Purpose Signal 4, second toggle position, field location. General-Purpose Signal 4, second toggle position, line location. General-Purpose Signal 4, second toggle position, pixel location. General-Purpose Signal 4, third toggle position, field location. General-Purpose Signal 4, third toggle position, line location. General-Purpose Signal 4, third toggle position, pixel location. General-Purpose Signal 4, fourth toggle position, field location. General-Purpose Signal 4, fourth toggle position, line location. General-Purpose Signal 4, fourth toggle position, pixel location. General-Purpose Signal 5, first toggle position, field location. General-Purpose Signal 5, first toggle position, line location. General-Purpose Signal 5, first toggle position, pixel location. General-Purpose Signal 5, second toggle position, field location. General-Purpose Signal 5, second toggle position, line location. General-Purpose Signal 5, second toggle position, pixel location. General-Purpose Signal 5, third toggle position, field location. General-Purpose Signal 5, third toggle position, line location. General-Purpose Signal 5, third toggle position, pixel location. General-Purpose Signal 5, fourth toggle position, field location. General-Purpose Signal 5, fourth toggle position, line location. General-Purpose Signal 5, fourth toggle position, pixel location. General-Purpose Signal 6, first toggle position, field location. General-Purpose Signal 6, first toggle position, line location. General-Purpose Signal 6, first toggle position, pixel location. General-Purpose Signal 6, second toggle position, field location. General-Purpose Signal 6, second toggle position, line location. General-Purpose Signal 6, second toggle position, pixel location. General-Purpose Signal 6, third toggle position, field location. General-Purpose Signal 6, third toggle position, line location. General-Purpose Signal 6, third toggle position, pixel location. General-Purpose Signal 6, fourth toggle position, field location. General-Purpose Signal 6, fourth toggle position, line location. General-Purpose Signal 6, fourth toggle position, pixel location. General-Purpose Signal 7, first toggle position, field location. General-Purpose Signal 7, first toggle position, line location. General-Purpose Signal 7, first toggle position, pixel location. General-Purpose Signal 7, second toggle position, field location. General-Purpose Signal 7, second toggle position, line location. General-Purpose Signal 7, second toggle position, pixel location. General-Purpose Signal 7, third toggle position, field location. General-Purpose Signal 7, third toggle position, line location. General-Purpose Signal 7, third toggle position, pixel location. General-Purpose Signal 7, fourth toggle position, field location. General-Purpose Signal 7, fourth toggle position, line location. General-Purpose Signal 7, fourth toggle position, pixel location. General-Purpose Signal 8, first toggle position, field location. General-Purpose Signal 8, first toggle position, line location. General-Purpose Signal 8, first toggle position, pixel location. General-Purpose Signal 8, second toggle position, field location.
Rev. 0 | Page 82 of 92
AD9992
Address A6 A7 A8 A9 AA Data Bits [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [0] [1] [2] [3] Default Value 0 0 0 0 0 0 0 0 0 0 0 0 Update Type VD VD VD VD VD VD VD/SG VD/SG Name GP8_TOG2_LN GP8_TOG2_PX GP8_TOG3_FD GP8_TOG3_LN GP8_TOG3_PX GP8_TOG4_FD GP8_TOG4_LN GP8_TOG4_PX SUBCK_TOG1_13 SUBCK_TOG2_13 SUBCKHP_TOG1_13 SUBCKHP_TOG2_13 Description General-Purpose Signal 8, second toggle position, line location. General-Purpose Signal 8, second toggle position, pixel location. General-Purpose Signal 8, third toggle position, field location. General-Purpose Signal 8, third toggle position, line location. General-Purpose Signal 8, third toggle position, pixel location. General-Purpose Signal 8, fourth toggle position, field location. General-Purpose Signal 8, fourth toggle position, line location. General-Purpose Signal 8, fourth toggle position, pixel location. Bit [13] for SUBCK Toggle Position 1. For 14-bit H-counter mode. Bit [13] for SUBCK Toggle Position 2. For 14-bit H-counter mode. Bit [13] for SUBCK HP Toggle 1. For 14-bit H-counter mode. Bit [13] for SUBCK HP Toggle 2. For 14-bit H-counter mode.
Table 37. Update Control Registers
Address B0 Data Bits [15:0] Default Value 1803 Update SCK Name AFE_UPDT_SCK Description Each bit corresponds to one address location. AFE_UPDT_SCK [0] = 1, update Address 0x00 on SL rising edge. AFE_UPDT_SCK [1] = 1, update Address 0x01 on SL rising edge. ... AFE_UPDT_SCK [15] = 1, update Address 0x0F on SL rising edge. Each bit corresponds to one address location. AFE_UPDT_VD [0] = 1, update Address 0x00 on VD rising edge. AFE_UPDT_VD [1] = 1, update Address 0x01 on VD rising edge. ... AFE_UPDT_VD [15] = 1, update Address 0x0F on VD rising edge. Enable SCK update of miscellaneous registers, Address 0x10 to Address 0x1F. Enable VD update of miscellaneous registers, Address 0x10 to Address 0x1F. Enable SCK update of VDHD registers, Address 0x20 to Address 0x2F. Enable VD update of VDHD registers, Address 0x20 to Address 0x2F.
B1
[15:0]
E7FC
SCK
AFE_UPDT_VD
B2 B3 B4 B5
[15:0] [15:0] [15:0] [15:0]
F8FD 0702 FFF9 0006
SCK SCK SCK SCK
MISC_UPDT_SCK MISC_UPDT_VD VDHD_UPDT_SCK VDHD_UPDT_VD
Table 38. Extra Registers
Address D4 Data Bits [0] [1] Default Value 0 0 Update SCK Name TEST GPO_INT_EN Description Test use only. Set to 0. Allow observation of internal signals at GPO5 to GPO8 outputs. GPO5: OUTCONTROL. GPO6: HBLK. GPO7: CLPOB. GPO8: PBLK. Test use only. Set to 0. Test use only. Set to 0. Set to 1 to change the V-driver output configuration so that XV15 is output on the XV24 output pin. Useful with special vertical sequence alternation mode when the XV24 register is reserved for pattern selection. Recommended start-up register. Should be set to 0x888.
D7
[9:2] [0] [1]
0 0 0
SCK
TEST TEST XV24_SWAP
D8
[27:0]
0
SCK
START
Rev. 0 | Page 83 of 92
AD9992
Table 39. V-Pattern Group (VPAT) Register Map
Address 00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F 10 11 12 13 14 15 16 17 18 Data Bits [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] Default Value X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X Update Type SCP SCP SCP SCP SCP SCP SCP SCP SCP SCP SCP SCP SCP SCP SCP SCP SCP SCP SCP SCP SCP SCP SCP SCP SCP Name V1TOG1 V1TOG2 V1TOG3 V1TOG4 V2TOG1 V2TOG2 V2TOG3 V2TOG4 V3TOG1 V3TOG2 V3TOG3 V3TOG4 V4TOG1 V4TOG2 V4TOG3 V4TOG4 V5TOG1 V5TOG2 V5TOG3 V5TOG4 V6TOG1 V6TOG2 V6TOG3 V6TOG4 V7TOG1 V7TOG2 V7TOG3 V7TOG4 V8TOG1 V8TOG2 V8TOG3 V8TOG4 V9TOG1 V9TOG2 V9TOG3 V9TOG4 V10TOG1 V10TOG2 V10TOG3 V10TOG4 V11TOG1 V11TOG2 V11TOG3 V11TOG4 V12TOG1 V12TOG2 V12TOG3 V12TOG4 V13TOG1 V13TOG2 Description V1 Toggle Position 1. V1 Toggle Position 2. V1 Toggle Position 3. V1 Toggle Position 4. V2 Toggle Position 1. V2 Toggle Position 2. V2 Toggle Position 3. V2 Toggle Position 4. V3 Toggle Position 1. V3 Toggle Position 2. V3 Toggle Position 3. V3 Toggle Position 4. V4 Toggle Position 1. V4 Toggle Position 2. V4 Toggle Position 3. V4 Toggle Position 4. V5 Toggle Position 1. V5 Toggle Position 2. V5 Toggle Position 3. V5 Toggle Position 4. V6 Toggle Position 1. V6 Toggle Position 2. V6 Toggle Position 3. V6 Toggle Position 4. V7 Toggle Position 1. V7 Toggle Position 2. V7 Toggle Position 3. V7 Toggle Position 4. V8 Toggle Position 1. V8 Toggle Position 2. V8 Toggle Position 3. V8 Toggle Position 4. V9 Toggle Position 1. V9 Toggle Position 2. V9 Toggle Position 3. V9 Toggle Position 4. V10 Toggle Position 1. V10 Toggle Position 2. V10 Toggle Position 3. V10 Toggle Position 4. V11 Toggle Position 1. V11 Toggle Position 2. V11 Toggle Position 3. V11 Toggle Position 4. V12 Toggle Position 1. V12 Toggle Position 2. V12 Toggle Position 3. V12 Toggle Position 4. V13 Toggle Position 1. V13 Toggle Position 2.
Rev. 0 | Page 84 of 92
AD9992
Address 19 1A 1B 1C 1D 1E 1F 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F Data Bits [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] Default Value X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X Update Type SCP SCP SCP SCP SCP SCP SCP SCP SCP SCP SCP SCP SCP SCP SCP SCP SCP SCP SCP SCP SCP SCP SCP Name V13TOG3 V13TOG4 V14TOG1 V14TOG2 V14TOG3 V14TOG4 V15TOG1 V15TOG2 V15TOG3 V15TOG4 V16TOG1 V16TOG2 V16TOG3 V16TOG4 V17TOG1 V17TOG2 V17TOG3 V17TOG4 V18TOG1 V18TOG2 V18TOG3 V18TOG4 V19TOG1 V19TOG2 V19TOG3 V19TOG4 V20TOG1 V20TOG2 V20TOG3 V20TOG4 V21TOG1 V21TOG2 V21TOG3 V21TOG4 V22TOG1 V22TOG2 V22TOG3 V22TOG4 V23TOG1 V23TOG2 V23TOG3 V23TOG4 V24TOG1 V24TOG2 V24TOG3 V24TOG4 Description V13 Toggle Position 3. V13 Toggle Position 4. V14 Toggle Position 1. V14 Toggle Position 2 V14 Toggle Position 3. V14 Toggle Position 4. V15 Toggle Position 1. V15 Toggle Position 2. V15 Toggle Position 3. V15 Toggle Position 4. V16 Toggle Position 1. V16 Toggle Position 2. V16 Toggle Position 3. V16 Toggle Position 4. V17 Toggle Position 1. V17 Toggle Position 2. V17 Toggle Position 3. V17 Toggle Position 4. V18 Toggle Position 1. V18 Toggle Position 2. V18 Toggle Position 3. V18 Toggle Position 4. V19 Toggle Position 1. V19 Toggle Position 2. V19 Toggle Position 3. V19 Toggle Position 4. V20 Toggle Position 1. V20 Toggle Position 2. V20 Toggle Position 3. V20 Toggle Position 4. V21 Toggle Position 1. V21 Toggle Position 2. V21 Toggle Position 3. V21 Toggle Position 4. V22 Toggle Position 1. V22 Toggle Position 2. V22 Toggle Position 3. V22 Toggle Position 4. V23 Toggle Position 1. V23 Toggle Position 2. V23 Toggle Position 3. V23 Toggle Position 4. V24 Toggle Position 1. V24 Toggle Position 2. V24 Toggle Position 3. V24 Toggle Position 4.
Rev. 0 | Page 85 of 92
AD9992
Table 40. V-Sequence (VSEQ) Registers
Address 00 Data Bits [0] [1] [5:2] [9:6] [13:10] [15:14] Default Value X X X X X X Update Type SCP Name CLPOBPOL PBLKPOL HOLD VMASK_EN CONCAT_GRP VREP_MODE Description CLPOB start polarity. PBLK start polarity. 1 = enable HOLD function for each VPAT group (A, B, C, D). 1 = enable FREEZE/RESUME for each VPAT group (A, B, C, D). Combine multiple VPAT groups together in one sequence. Set register equal to 0x01 to enable. Defines V-alternation repetition mode. 00 = single pattern alternation for all groups. 01 = two pattern alternation for all groups. 10 = three-pattern alternation for Group A. Groups B, C, and D follow pattern {0, 1, 1, 0, 1, 1...}. 11 = four-pattern alternation for Group A. Two-pattern alternation for Groups B, C, and D. Enable use of last repetition counter for last repetition length of each group. Enable the fifth toggle position for all V-signals in each group. Selection of HBLK modes. 00 = HBLK Mode 0 (normal six-toggle operation). 01 = HBLK Mode 1. 10 = HBLK Mode 2. (Address 0x19 to Address 0x1E operate differently.) 11 = test only, do not access. HD line length for even lines. HD line length for odd lines. Selects which two toggle positions are used by each V-output when they are configured as VSG pulses (Miscellaneous Register Address 0x1C, fixed register area). 0 = use Toggles 1, 2; 1 = use Toggles 3, 4. HD length Bit [13] for even lines when 14-bit H-counter is enabled. HD length Bit [13] for odd lines when 14-bit H-counter is enabled. Starting polarities for each V-output signal (Group A). Starting polarities for each V-output signal (Group B). Starting polarities for each V-output signal (Group C). Starting polarities for each V-output signal (Group D). Select which group each V1 ~ V12 signal is assigned to. 00 = Group A, 01 = Group B, 10 = Group C, 11 = Group D. [1:0]: V1; [3:2]: V2 ... [23:22]: V12. Select which group each V13 ~ V24 signal is assigned to. 00 = Group A, 01 = Group B, 10 = Group C, 11 = Group D. [1:0]: V13; [3:2]: V14 ... [23:22]: V24. Selected VPAT group for Group A, from VPAT Group 0 ~ 31. Selected VPAT group for Group B, from VPAT Group 0 ~ 31. Selected VPAT group for Group C, from VPAT Group 0 ~ 31. Selected VPAT group for Group D, from VPAT Group 0 ~ 31. Start position of selected V-Pattern Group A. Length of selected V-Pattern Group A. Number of repetitions for V-Pattern Group A for first lines. Number of repetitions for V-Pattern Group A for second lines. Number of repetitions for V-Pattern Group A for third lines. Number of repetitions for V-Pattern Group A for fourth lines. Start position of selected V-Pattern Group B. Length of selected V-Pattern Group B. Number of repetitions for V-Pattern Group B for odd lines. Number of repetitions for V-Pattern Group B for even lines.
Rev. 0 | Page 86 of 92
[19:16] [23:20] [25:24]
X X X
LASTREPLEN_EN LASTTOG_EN HBLK_MODE
01 02
[12:0] [25:13] [23:0]
X X X
SCP SCP
HDLENE HDLENO VSGPATSEL
03 04 05 06 07
[24] [25] [23:0] [23:0] [23:0] [23:0] [23:0]
X X X X X
SCP SCP SCP SCP SCP
HDLENE_13 HDLENO_13 VPOL_A VPOL_B VPOL_C VPOL_D GROUPSEL_0
08
[23:0]
X
SCP
GROUPSEL_1
09
0A 0B 0C 0D 0E
[4:0] [9:5] [14:10] [19:15] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13]
X X X X X X X X X X X X X X
SCP
SCP SCP SCP SCP SCP
VPATSELA VPATSELB VPATSELC VPATSELD VSTARTA VLENA VREPA_1 VREPA_2 VREPA_3 VREPA_4 VSTARTB VLENB VREPB_ODD VREPB_EVEN
AD9992
Address 0F 10 11 12 13 14 15 16 17 18 Data Bits [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [20:13] [21] [22] [23] [25:24] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] 20 [12:0] [13] [14] Default Value X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X SCP Update Type SCP SCP SCP SCP SCP SCP SCP SCP SCP SCP Name VSTARTC VLENC VREPC_ODD VREPC_EVEN VSTARTD VLEND VREPD_ODD VREPD_EVEN FREEZE1 RESUME1 FREEZE2 RESUME2 FREEZE3 RESUME3 FREEZE4 RESUME4 HBLKSTART HBLKEND HBLKLEN HBLKREP HBLKMASK_H1 HBLKMASK_H2 HBLKMASK_HL TEST HBLKTOGO1 HBLKTOGO2 HBLKTOGO3 HBLKTOGO4 HBLKTOGO5 HBLKTOGO6 HBLKTOGE1 HBLKTOGE2 HBLKTOGE3 HBLKTOGE4 HBLKTOGE5 HBLKTOGE6 HBLKSTARTA HBLKSTARTB HBLKSTARTC VSEQALT_EN VALT_MAP Description Start position of selected V-Pattern Group C. Length of selected V-Pattern Group C. Number of repetitions for V-Pattern Group C for odd lines. Number of repetitions for V-Pattern Group C for even lines. Start position of selected V-Pattern Group D. Length of selected V-Pattern Group D. Number of repetitions for V-Pattern Group D for odd lines. Number of repetitions for V-Pattern Group D for even lines. Holds the V-outputs at their current levels. Resumes the operation of V-outputs to finish the pattern. Holds the V-outputs at their current levels. Resumes the operation of V-outputs to finish the pattern. Holds the V-outputs at their current levels. Resumes the operation of V-outputs to finish the pattern. Holds the V-outputs at their current levels. Resumes the operation of V-outputs to finish the pattern. Start location for HBLK in HBLK Modes 1 and 2. End location for HBLK in HBLK Modes 1 and 2. HBLK length in HBLK Modes 1 and 2. Number of HBLK repetitions in HBLK Modes 1 and 2. Masking polarity for H1/H3/H5/H7 during HBLK. Masking polarity for H2/H4/H6/H8 during HBLK. Masking polarity for HL during HBLK. Test use only. Set to 0. First HBLK toggle position for odd lines, or RA0H1REPABC in HBLK Mode 2 (see HBLK Mode 2 Operation for more information). Second HBLK toggle position for odd lines, or RA1H1REPABC. Third HBLK toggle position for odd lines, or RA2H1REPABC. Fourth HBLK toggle position for odd lines, or RA3H1REPABC. Fifth HBLK toggle position for odd lines, or RA4H1REPABC. Sixth HBLK toggle position for odd lines, or RA5H1REPABC. First HBLK toggle position for even lines, or RA0H2REPABC. Second HBLK toggle position for even lines, or RA1H2REPABC. Third HBLK toggle position for even lines, or RA2H2REPABC. Fourth HBLK toggle position for even lines, or RA3H2REPABC. Fifth HBLK toggle position for even lines, or RA4H2REPABC. Sixth HBLK toggle position for even lines, or RA5H2REPABC. HBLK Repeat Area Start Position A for HBLK Mode 2. Set to 8191 if not used. HBLK Repeat Area Start Position B for HBLK Mode 2. Set to 8191 if not used. HBLK Repeat Area Start Position C for HBLK Mode 2. Set to 8191 if not used. Special V-sequence alternation enable. 1= enables operation of VALTSEL0_EVEN/ODD, VALTSEL1_EVEN/ODD registers in FREEZE/RESUME registers. Must be enabled if special VALT mode is used. 1 = enables use of special vertical pattern insertion into VPATA sequence. [0]: use VPATB as the special pattern. [1]: use VPATC as the special pattern. [2]: use VPATD as the special pattern.
19
SCP
1A 1B 1C 1D 1E 1F
SCP SCP SCP SCP SCP SCP
[17:15]
X
SPC_PAT_EN
Rev. 0 | Page 87 of 92
AD9992
Address 21 Data Bits [2:0] [6:4] [10:8] [14:12] [18:16] [22:20] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] Default Value X X X X X X X X X X X X X X X X X X Update Type SCP Name HBLKALT_PAT1 HBLKALT_PAT2 HBLKALT_PAT3 HBLKALT_PAT4 HBLKALT_PAT5 HBLKALT_PAT6 CLPOBTOG1 CLPOBTOG2 PBLKTOG1 PBLKTOG2 LASTREPLEN_A LASTREPLEN_B LASTREPLEN_C LASTREPLEN_D LASTTOG_A LASTTOG_B LASTTOG_C LASTTOG_D Description HBLK Mode 2, Repeat Area 0 pattern for odd lines. HBLK Mode 2, Repeat Area 0 pattern for odd lines. HBLK Mode 2, Repeat Area 0 pattern for odd lines. HBLK Mode 2, Repeat Area 0 pattern for odd lines. HBLK Mode 2, Repeat Area 0 pattern for odd lines. HBLK Mode 2, Repeat Area 0 pattern for odd lines. CLPOB Toggle Position 1. CLPOB Toggle Position 2. PBLK Toggle Position 1. PBLK Toggle Position 2. Last repetition length for Group A. Set equal to VLENA. Last repetition length for Group B. Set equal to VLENB. Last repetition length for Group C. Set equal to VLENC. Last repetition length for Group D. Set equal to VLEND. Optional fifth toggle position for Group A. Optional fifth toggle position for Group B. Optional fifth toggle position for Group C. Optional fifth toggle position for Group D.
22 23 24 25 26 27
SCP SCP SCP SCP SCP SCP
Rev. 0 | Page 88 of 92
AD9992
Table 41. Field Registers
Address 00 Data Bits [4:0] [9:5] [14:10] [19:15] [24:20] [4:0] [9:5] [14:10] [19:15] [21:20] Default Value X X X X X X X X X Update Type VD Name SEQ0 SEQ1 SEQ2 SEQ3 SEQ4 SEQ5 SEQ6 SEQ7 SEQ8 MULT_SWEEP0 Description Selected V-sequence for first region in the field. Selected V-sequence for second region in the field. Selected V-sequence for third region in the field. Selected V-sequence for fourth region in the field. Selected V-sequence for fifth region in the field. Selected V-sequence for sixth region in the field. Selected V-sequence for seventh region in the field. Selected V-sequence for eighth region in the field. Selected V-sequence for ninth region in the field. Enables multiplier mode and/or sweep mode for Region 0. 0: multiplier off/sweep off; 1: multiplier off/sweep on; 2: multiplier on/sweep off; 3: multiplier on/sweep on. Enables multiplier mode and/or sweep mode for Region 2. Enables multiplier mode and/or sweep mode for Region 1. HD last line length. Line length of last line in the field. Enables multiplier mode and/or sweep mode for Region 3. Enables multiplier mode and/or sweep mode for Region 4. Enables multiplier mode and/or sweep mode for Region 5. Enables multiplier mode and/or sweep mode for Region 6. Enables multiplier mode and/or sweep mode for Region 7. Enables multiplier mode and/or sweep mode for Region 8. HD last line length Bit [13] when 14-bit H-counter is enabled. V-Sequence Change Position 0. V-Sequence Change Position 1. V-Sequence Change Position 2. V-Sequence Change Position 3. V-Sequence Change Position 4. V-Sequence Change Position 5. V-Sequence Change Position 6. V-Sequence Change Position 7. V-Sequence Change Position 8. VD field length (number of lines in the field). SG Active Line 1. SG Active Line 2 (set to SG Active Line 1 or maximum if not used). Masking of VSG outputs during SG active line. CLPOB Mask Region 1 start position. Set to 8191 to disable. CLPOB Mask Region 1 end position. Set to 0 to disable. CLPOB Mask Region 2 start position. Set to 8191 to disable. CLPOB Mask Region 2 end position. Set to 0 to disable. CLPOB Mask Region 3 start position. Set to 8191 to disable. CLPOB Mask Region 3 end position. Set to 0 to disable. PBLK Mask Region 1 start position. Set to 8191 to disable. PBLK Mask Region 1 end position. Set to 0 to disable. PBLK Mask Region 2 start position. Set to 8191 to disable. PBLK Mask Region 2 end position. Set to 0 to disable. PBLK Mask Region 3 start position. Set to 8191 to disable. PBLK Mask Region 3 end position. Set to 0 to disable.
01
VD
02
03 04 05 06 07 08
[23:22] [25:24] [12:0] [14:13] [16:15] [18:17] [20:19] [22:21] [24:23] [25] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [23:0] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13] [12:0] [25:13]
X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X
VD
VD VD VD VD VD VD
MULT_SWEEP1 MULT_SWEEP2 HDLASTLEN MULT_SWEEP3 MULT_SWEEP4 MULT_SWEEP5 MULT_SWEEP6 MULT_SWEEP7 MULT_SWEEP8 HDLASTLEN_13 SCP0 SCP1 SCP2 SCP3 SCP4 SCP5 SCP6 SCP7 SCP8 VDLEN SGACTLINE1 SGACTLINE2 SGMASK CLPMASKSTART1 CLPMASKEND1 CLPMASKSTART2 CLPMASKEND2 CLPMASKSTART3 CLPMASKEND3 PBLKMASKSTART1 PBLKMASKEND1 PBLKMASKSTART2 PBLKMASKEND2 PBLKMASKSTART3 PBLKMASKEND3
09 0A 0B 0C 0D 0E 0F
VD VD VD VD VD VD VD
Rev. 0 | Page 89 of 92
AD9992 OUTLINE DIMENSIONS
8.00 BSC SQ A1 CORNER INDEX AREA
11 10 9 8 7 6 5 4 321 A
A1 BALL CORNER TOP VIEW
6.50 BSC SQ
B C D E F G H J K L
0.65 BSC
BOTTOM VIEW
*1.40 1.31 1.16
DETAIL A
DETAILA
0.91 MIN
0.25 MIN 0.45 0.40 0.35 BALL DIAMETER *COMPLIANT TO JEDEC STANDARDS MO-225 WITH THE EXCEPTION TO PACKAGE HEIGHT. 0.10 MAX COPLANARITY SEATING PLANE
Figure 87. 105-Lead Chip Scale Package Ball Grid Array [CSP_BGA] 8 mm x 8 mm Body (BC-105) Dimensions shown in millimeters
ORDERING GUIDE
Model AD9992BBCZ 1 AD9992BBCZRL1
1
Temperature Range -25C to +85C -25C to +85C
Package Description 105-Lead CSP_BGA 105-Lead CSP_BGA
Package Option BC-105 BC-105
Z = Pb-free part.
Rev. 0 | Page 90 of 92
AD9992 NOTES
Rev. 0 | Page 91 of 92
AD9992 NOTES
(c) 2006 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D05891-0-1/06(0)
Rev. 0 | Page 92 of 92

▲Up To Search▲

Price & Availability of AD9992BBCZ

	To Download AD9992BBCZ Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .